External bus transaction scheduling system

Details External bus transaction scheduling system External bus transaction scheduling system

2002-03-28

2004-05-04

Ellis, Kevin L. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

Reexamination Certificate

active

06732242

ABSTRACT:

BACKGROUND
FIELD
Embodiments of the invention relate to microprocessors, and more specifically, to a system and method of scheduling bus transactions.
BACKGROUND
Modern computer systems generally include multiple agents, such as microprocessors, storage devices, display devices, input/output devices and/or other integrated circuits that process data requests. The multiple agents communicate over an external bus. The external bus operates to transfer address, data and control signals between these agents.
In multi-agent systems, the bandwidth of the external bus can define a limit to system performance. Clock speeds within an agent typically are much faster than clock speeds of the external bus. A processor core for example can issue many data requests (e.g., read and write requests) in the time the external bus can execute a single request. Further, an agent must share the external bus with other agents. These factors can introduce unwanted latency to the processing of data requests within an agent.
Microprocessors may process core read requests, prefetch requests and write requests. Core read requests are requests for addressed data to be read to the agent's processing core. Typically, core read requests identify data for which the agent has an immediate need. Prefetch requests, by contrast, refer to data that is likely to be used by the core in the not-so-distant future. By prefetching the data into the agent prior to the time the core actually issues a read request for it, the data should be available to the core in an internal cache. Write requests typically identify data that is being returned by the agent to system storage. The data may be evicted because the agent is no longer using it and new data is being read to a memory location that the evicted data occupied.


REFERENCES:
patent: 6216208 (2001-04-01), Greiner et al.
patent: 6334159 (2001-12-01), Haupt
patent: WO01/48617 (2001-07-01), None
patent: WO01/48618 (2001-07-01), None
U.S. patent application Ser. No. 09/212,291, filed Dec. 16, 1998, pending.
U.S. patent application Ser. No. 09/474,010, filed Dec. 28, 1999, pending.
U.S. patent application Ser. No. 09/474,011, filed Dec. 28, 1999, pending.

Affiliated with

Also associated with

Rating

External bus transaction scheduling system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with External bus transaction scheduling system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and External bus transaction scheduling system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3244821