Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2001-02-07
2004-08-03
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S001000, C327S161000
Reexamination Certificate
active
06772360
ABSTRACT:
TECHNICAL FIELD
This invention relates to hardware initialization, and more particularly to enabling an extended hardware initialization.
BACKGROUND
The operation of an Application Specific Integrated Circuit (ASIC) may be controlled by data stored in control registers in the ASIC. When the ASIC is powered on, a reset signal may be transmitted to the ASIC. This reset signal may trigger a register initialization in which the contents of the control registers may be set to default values. Upon completion of the register initialization, the ASIC may enter an operating mode.
The default values in the control registers may not be appropriate for one or more operations the ASIC may perform in the operating mode. A processor may perform read and write operations to the control registers to configure the control registers for the operating mode. Depending on the number of control registers, the configuration may take several seconds. However, the processor may not have read or write access to the control registers during the register initialization. When the ASIC enters the operating mode, certain control registers may still contain default values that may not be appropriate for the operation the ASIC is performing. Thus, the ASIC may begin operating before it is appropriately configured for the operating mode. This may result in a “gray” operating period in which the performance of the ASIC may be unpredictable.
SUMMARY
According to an embodiment, an initialization extension device may provide an extended initialization period to enable a processor to configure a device, for example, an application specific integrated circuit (ASIC), prior to entering an operating mode. The device may include a number of control registers that may be configured to default settings in a register initialization period commenced in response to a reset signal. The reset signal may also trigger an extension timer to countdown a timer extended initialization period. During the timer extended initialization period, the processor may write an extension control signal, e.g., an extension bit, to a register. An initialization extension unit may maintain the device in an initialization mode during the timer extended initialization period and/or while the register contains the extension control signal. The processor may configure the control registers for one or more operations the device may perform when it enters the operating mode.
The details of one or more embodiments are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of various embodiments will be apparent from the description and drawings, and from the claims.
REFERENCES:
patent: 4860196 (1989-08-01), Wengert
patent: 5467039 (1995-11-01), Bae
patent: 5586327 (1996-12-01), Bealkowski et al.
patent: 5737524 (1998-04-01), Cohen et al.
patent: 6073156 (2000-06-01), Purcell et al.
patent: 6160428 (2000-12-01), Pasqualini
patent: 6160433 (2000-12-01), Yamazaki
patent: 6226729 (2001-05-01), Stevens et al.
patent: 6289436 (2001-09-01), Terashima
patent: 6362669 (2002-03-01), Zhou et al.
Hashemi Hossein
Su Sam
Xue Qing
Cao Chun
Emulex Design & Manufacturing Corporation
Lee Thomas
Morrison & Foerster / LLP
LandOfFree
Extension signal generator coupled to an extension timer and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Extension signal generator coupled to an extension timer and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Extension signal generator coupled to an extension timer and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3272201