Extensible IO testing implementation

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000

Reexamination Certificate

active

10417007

ABSTRACT:
A library useable to facilitate testing of IO cells of an ASIC. The library includes IO cell identifications and test structures associated with the IO cell identifications, and identifies which test structures are required to test which IO cells. Preferably, the library forms part of an ASIC design system. A method of testing IO cells of an ASIC is also provided, and includes using the library to determine which test structures to use to test the IO cells, and testing the IO cells using the test structures.

REFERENCES:
patent: 4749947 (1988-06-01), Gheewala
patent: 6499125 (2002-12-01), Ohta et al.
patent: 6557153 (2003-04-01), Dahl et al.
patent: 6564363 (2003-05-01), Dahl et al.
patent: 6678875 (2004-01-01), Pajak et al.
patent: 6708144 (2004-03-01), Merryman et al.
patent: 6836872 (2004-12-01), Abdennadher

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Extensible IO testing implementation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Extensible IO testing implementation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Extensible IO testing implementation will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3837049

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.