Electrical computers and digital processing systems: memory – Address formation – Generating a particular pattern/sequence of addresses
Patent
1998-01-15
2000-11-14
Robertson, David L.
Electrical computers and digital processing systems: memory
Address formation
Generating a particular pattern/sequence of addresses
711219, G06F 1206
Patent
active
061483885
ABSTRACT:
The present disclosure concerns a method and apparatus for accessing a memory device, such as a dynamic random access memory (DRAM). The DRAM has a plurality of rows, wherein each row has a plurality of DRAM paragraphs comprised of a plurality of contiguous columns. A linear shift register (LSR) translates a plurality of logical addresses to corresponding physical address locations in the DRAM. Each translated physical address is comprised of a row address and a column address. A physical address, including the row and column addresses, is accessed from the LSR. To access the DRAM paragraph at the accessed physical address, the row in the DRAM at the accessed row address location is strobed to setup and precharge the row. Following, all columns in the DRAM paragraph at the accessed physical address are strobed. After strobing the columns in a DRAM paragraph, the next physical address in the LSR, including the next row and column addresses, is accessed. The row in the DRAM at the next accessed row address is strobed to setup and precharge the row upon determining that the next row address is different than the previously accessed row address. Regardless of whether the next accessed row address is strobed or whether the previous precharge and setup is maintained, all columns in the DRAM paragraph at the accessed physical address are strobed.
REFERENCES:
patent: 5280601 (1994-01-01), Desai et al.
patent: 5379410 (1995-01-01), Okada
patent: 5572682 (1996-11-01), Garibay, Jr. et al.
patent: 5587964 (1996-12-01), Rosich et al.
patent: 5652860 (1997-07-01), Sato
patent: 5675770 (1997-10-01), Ogata
patent: 5687341 (1997-11-01), Ducateau
patent: 5765181 (1998-06-01), Oberlin et al.
patent: 5784700 (1998-07-01), Chen et al.
Feng Steven K.
Wu Frank Yuhhaw
Robertson David L.
Seagate Technology Inc.
LandOfFree
Extended page mode with memory address translation using a linea does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Extended page mode with memory address translation using a linea, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Extended page mode with memory address translation using a linea will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2075924