Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2006-07-18
2006-07-18
Bayard, Emmanuel (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
Reexamination Certificate
active
07079615
ABSTRACT:
A digital delay locked loop (DLL) includes a phase detector that measures the phase difference between a signal to be synchronized and a reference signal. The phase detector produces an increase or decrease signal in response to the phase difference between the two signals. This signal is received by a binary counter, which changes its count in response. The output of the binary counter is supplied to a comparator logic that implements a thermometer coding scheme. Each of the comparator output signals enables or disables a corresponding transistor stack in a delay line, thereby changing the delay of the signal propagating through the delay line.
REFERENCES:
patent: 4258333 (1981-03-01), Demuliere et al.
patent: 4841167 (1989-06-01), Saegusa
patent: 5173617 (1992-12-01), Alsup et al.
patent: 5206889 (1993-04-01), Unkrich
patent: 5493243 (1996-02-01), Ghoshal
patent: 5537069 (1996-07-01), Volk
patent: 5648744 (1997-07-01), Prakash et al.
patent: 5754606 (1998-05-01), Matsuyama et al.
patent: 5945862 (1999-08-01), Donnelly et al.
patent: 6005425 (1999-12-01), Cho
patent: 6028488 (2000-02-01), Landman et al.
patent: 6094082 (2000-07-01), Gaudet
patent: 6104228 (2000-08-01), Lakshmikumar
patent: 6137325 (2000-10-01), Miller, Jr.
patent: 6181168 (2001-01-01), Zarubinsky et al.
patent: 6281726 (2001-08-01), Miller, Jr.
patent: 6351165 (2002-02-01), Gregorian et al.
patent: 6380774 (2002-04-01), Saeki
patent: 6441662 (2002-08-01), Ikeda
patent: 6518809 (2003-02-01), Kotra
patent: 6606004 (2003-08-01), Staszewski et al.
patent: 6683928 (2004-01-01), Bhullar et al.
patent: 6693475 (2004-02-01), Lutkemeyer
patent: 6727738 (2004-04-01), Tsukikawa
patent: 6803826 (2004-10-01), Gomm et al.
patent: 6826247 (2004-11-01), Elliott et al.
patent: 6901126 (2005-05-01), Gu
patent: 2001/0010670 (2001-08-01), Jinbo et al.
patent: 2002/0033737 (2002-03-01), Staszewski et al.
patent: 2002/0079937 (2002-06-01), Xanthopoulos
patent: 2002/0131538 (2002-09-01), Staszewski et al.
An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors, Jim Dunning et al., IEEE Journal of Solid-State Circuits, vol. 30., No. 4, Apr. 1995 (pp. 412-422).
No associations
LandOfFree
Expanded comparator for control of digital delay lines in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Expanded comparator for control of digital delay lines in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Expanded comparator for control of digital delay lines in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3544383