Execution displacement read-write alias prediction

Details Execution displacement read-write alias prediction Execution displacement read-write alias prediction

2004-04-12

2008-10-07

Dollinger, Tonia L. M. (Department: 2181)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Scoreboarding, reservation station, or aliasing

C712S241000

Reexamination Certificate

active

07434031

ABSTRACT:
RAW aliasing can be predicted with register bypassing based at least in part on execution displacement alias prediction. Repeated aliasing between read and write operations (e.g., within a loop), can be reliably predicted based on displacement between the aliasing operations. Performing register bypassing for predicted to alias operations facilitates faster RAW bypassing and mitigates the performance impact of aliasing read operations. The repeated aliasing between operations is tracked along with register information of the aliasing write operations. After exceeding a confidence threshold, an instance of a read operation is predicted to alias with an instance of a write operation in accordance with the previously observed repeated aliasing. Based on displacement between the instances of the operations, the register information of the write operation instance is used to bypass data to the read operation instance.

REFERENCES:
patent: 5778245 (1998-07-01), Papworth et al.
patent: 5933618 (1999-08-01), Tran et al.
patent: 6021485 (2000-02-01), Feiste et al.
Shen et al., “Modern Processor Design-Fundamentals of Superscalar Processors”, 2003, McGraw-Hill Higher Education, Beta edition, Chapter 4, pp. 196-202.
Rajwar, Ravi, “Speculation-Based Techniques for Lock-Free Execution of Lock-Based Programs,” PhD Disertation, School of Computer Sciences, University of Wisconsin, Madison, WI, 2002, pp. 1-224.
Steffan, J. Gregory, “Hardware Support for Thread-Level Speculation,” PhD Thesis, School of Computer Science, Carnegie Mellon University, Apr. 2003, pp. 1-161.
Steffan, J. Gregory et al., “A Scalable Approach to Thread-Level Speculation,”ACM SIGARCH Computer Architecture News, vol. 28, Issue 2, May 2000, 12 pages.

Affiliated with

Also associated with

Rating

Execution displacement read-write alias prediction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Execution displacement read-write alias prediction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Execution displacement read-write alias prediction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4011843