Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-05-22
2007-05-22
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C706S013000
Reexamination Certificate
active
10469808
ABSTRACT:
A configurable hardware logic device is configured to implement a complete evolutionary algorithm in hardware. The configured hardware logic device produces an initial population of individuals, carries out fitness tests on the initial population of individuals, selects an individual or individuals of the initial population on the basis of results of the fitness tests, breeds a further population of individuals from the selected individual or individuals, and provides a single preferred selected individual from the further population of individuals.
REFERENCES:
patent: 5897628 (1999-04-01), Kitano
patent: 5926803 (1999-07-01), Kitano
patent: 5970487 (1999-10-01), Shackleford et al.
patent: 6185547 (2001-02-01), Shackleford et al.
patent: 6430736 (2002-08-01), Levi et al.
patent: 6526556 (2003-02-01), Stoica et al.
patent: 6539532 (2003-03-01), Levi et al.
patent: 0 657 832 (1995-06-01), None
patent: 0 762 294 (1997-03-01), None
patent: WO 00/51077 (2000-08-01), None
Fault-Tolerant Evolvable Hardward Using Field-Programmable Transistor Arrays, D. Keymeulen, et al., IEEE Transactions on Reliabilty, vol. 40, No. 3, pp. 305-316, Sep. 2000, ISSN: 0018-9529.
Software to Silicon, I. Page, et al., IEEE Review, vol. 46, No. 5, pp. 15-19, Sep. 2000, ISSN: 0013-5127.
An Applications Approach to Evolvable Hardware, R. Porter, et al., Evolvable Hardware, 1999, Proc. 1stNASA/DoD Workshop, Jul. 19-21, 1999, pp. 170-174, ISBN: 0-7695-0256-3.
Optimisation Techniques Based on the Use of Genetic Algorithms(Gas)for Logic Immplementation on FPGAs, P. Thomsom, et al., IEEE Colliquium on Software Support and CAD Techniques for FPGAs, 1994, pp. 4/1-4/4.
Evolving Sorting Networks Using Genetic Programming and the Rapidly Configurable Xilinx 6216 Field-Programmable Gate Array. J. R. Koza, et al., Signals, Systems & Computers 1997, Conference Record, vol. 1, pp. 404-410, ISBN: 0-8186-8316-3.
Hardware Compilation for Software Engineers: An ATM Example, IEEE Proceedings: Software, IEEE, Stevengage, GB, vol. 148, No. 1, Feb. 26, 2001, pp. 31-42.
Implementation of Genetic Algorithm Based on Hardware Optimization, Tencon 99, Proceedings of the IEEE 1998 Region 10 Conference Cheju Island, South Korea, Sep. 15-17, 1999, Piscataway, NJ, USA, Sep. 15, 1999, pp. 1490-1493.
Gas: A VLSI Genetic Algorithm Accelerator With On-The—Fly Adaptation of Crossover Operators, Circuits and Systems, 1998, ISCAS ′98, Proceedings of the 1998 IEEE International Symposium on Monterey, CA, USA, May 31-Jun. 3, 1998, New York, NY. USA, IEEE, May 31, 1998, pp. 268-271.
Ericsson AB
Kirschtein, et al.
Whitmore Stacy A
LandOfFree
Evolutionary programming of configurable logic devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Evolutionary programming of configurable logic devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Evolutionary programming of configurable logic devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3757469