Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate
2007-10-23
2007-10-23
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
C326S095000, C326S096000
Reexamination Certificate
active
11195614
ABSTRACT:
A logic circuit comprises: an event generator for detecting a variation in data output from a signal source to generate an event which indicates the variation of the data; a plurality of propagation elements for propagating the event in a chained fashion; and a plurality of evaluation elements for evaluating data received at a first stage from the signal source to propagate a result of the evaluation in a chained fashion. When receiving the event, each of the plurality of evaluation elements evaluates the data input to the evaluation element.
REFERENCES:
patent: 5532625 (1996-07-01), Rajivan
patent: 5565798 (1996-10-01), Durham et al.
patent: 5986475 (1999-11-01), Kim et al.
patent: 6373290 (2002-04-01), Forbes
patent: 5-206791 (1993-08-01), None
Hauck, “Asynchronous Design Methodologies: An Overview,” Proceedings of the IEEE, Jan. 1995, pp. 69-93, vol. 83, No. 1.
Sasagawa Yukihiro
Takahata Atsushi
Matsushita Electric - Industrial Co., Ltd.
McDermott Will & Emery LLP
Tran Anh Q.
LandOfFree
Event-driven logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Event-driven logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Event-driven logic circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3847657