Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-03-28
2006-03-28
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07020850
ABSTRACT:
A computer system receives a description of a finite state machine including a temporal logic condition and generates code for emulating the described finite state machine.
REFERENCES:
patent: 5956741 (1999-09-01), Jones
patent: 6581191 (2003-06-01), Schubert et al.
patent: 6618839 (2003-09-01), Beardslee et al.
Drusinsky, “Specification IS Verification”, presentation.
Drusinsky-Yoresh, “Specification-based Verification of Reactive Systems”, Disclosure.
Harel et al., “Executable Object Modeling with Statecharts”, IEEE Computer vol. 30, No. 7, pp. 31-42, 1997.
Harel et al., “On the Formal Semantics of Statecharts”, IEEE, pp. 54-64, 1987.
Harel, “On Visual Formalisms”, Communications of the ACM, vol. 31, No. 5, 514-175, 1988.
Harel, “Statecharts: A Visual Formalism for Complex Systems”, Elsevier Science Publishers B.V. (North Holland), pp 231-257, 1987.
Henzinger et al., “Temporal Proof Methodologies for Real-time Systems”, ACM, pp. 353-366, 1990.
Kang and Ko, “PARTS: A Temporal Logic-Based Real-Time Software Specification, and Verification Method”, Department of Computer Science and Engineering Pohang University of Science and Technology, ICSE 1995 Seattle, WA, pp. 169-175.
Time-Rover, “Temporal Logic: Time is of the Essence”, http://www.time-rover.com/ltl.html, Sep. 6, 1999.
Tuzhilin, “Extending Temporal Logic to Support High-Level Simulations”, ACM Transactions on Modeling and Computer Simulation, vol. 5, No. 2:129-155, 1995.
Mana and Pnueli, “The Temporal Logic of Reactive and Concurrent Systems”, Springer-Verlas, 1991.
Mestchian Ebrahim Mehran
Raghavan Vijaya
Do Thuan
Lahive & Cockfield LLP
The MathWorks, Inc.
LandOfFree
Event-based temporal logic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Event-based temporal logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Event-based temporal logic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3555749