Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-07-22
2008-07-22
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C257S347000, C257S611000
Reexamination Certificate
active
07404157
ABSTRACT:
There is provided an evaluation apparatus capable of measuring the I-V characteristic in the MOSFET AC operation with a high accuracy. There are also provided a circuit design method and a circuit design system used for the evaluation apparatus. In the evaluation apparatus (1), an AC input signal superimposing circuit (11) applies DC voltage to the MOSFET gate•source•drain•substrate and superimposes an AC input signal of very small voltage on the gate. An AC component measurement circuit (12) measures an AC component of the current flowing between the source and the drain at that time. A mutual conductance calculation circuit (13) compares the amplitude of the AC component of the current with the amplitude of the AC input signal and calculates, from this ratio, the mutual conductance in the frequency of the AC input signal of the MOSFET.
REFERENCES:
patent: 4241316 (1980-12-01), Knapp
patent: 4361797 (1982-11-01), Kojima et al.
patent: 4683435 (1987-07-01), Blades
patent: 5283726 (1994-02-01), Wilkerson
patent: 5317275 (1994-05-01), Mount et al.
patent: 5420055 (1995-05-01), Vu et al.
patent: 5453923 (1995-09-01), Scalais et al.
patent: 5504430 (1996-04-01), Andersson
patent: 5578865 (1996-11-01), Vu et al.
patent: 5917333 (1999-06-01), Ogawa
patent: 5940261 (1999-08-01), Bagna et al.
patent: 5990741 (1999-11-01), Yamamoto et al.
patent: 6295630 (2001-09-01), Tamegaya
patent: 6734501 (2004-05-01), Sugano et al.
patent: 6991948 (2006-01-01), Hillard
patent: 7132703 (2006-11-01), Hikita et al.
patent: 2004/0133862 (2004-07-01), Naruta et al.
patent: 2004/0189388 (2004-09-01), Nguyen et al.
patent: 5-166909 (1993-07-01), None
patent: 6-266789 (1994-09-01), None
patent: 7-6599 (1995-01-01), None
patent: 11-154696 (1999-06-01), None
patent: 2002-214279 (2002-07-01), None
Dinh Paul
NEC Corporation
Parihar Suchin
Young & Thompson
LandOfFree
Evaluation device and circuit design method used for the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Evaluation device and circuit design method used for the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Evaluation device and circuit design method used for the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2796878