Evaluation and optimization of code

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S165000, C711S156000

Reexamination Certificate

active

06883067

ABSTRACT:
A memory map evaluation tool is provided that organizes a program in a manner most compatible with use of a cache. The tool includes a method that involves executing a first version of the program according to a first memory map to generate a program counter trace, converting the program counter trace into a specific format and then translating the program counter trace into physical addresses using a memory map to be evaluated, different from the first memory map. Those physical addresses are then used to evaluate the number of likely cache misses using a model of a direct-mapped cache for the memory map under evaluation.

REFERENCES:
patent: 5630097 (1997-05-01), Orbits et al.
patent: 5862385 (1999-01-01), Iitsuka
patent: 5940618 (1999-08-01), Blandy et al.
patent: 5963972 (1999-10-01), Calder et al.
patent: 6272599 (2001-08-01), Prasanna
patent: 20030097538 (2003-05-01), Hall et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Evaluation and optimization of code does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Evaluation and optimization of code, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Evaluation and optimization of code will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3434205

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.