Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-04-19
2005-04-19
McLean-Mayo, Kimberly (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S165000, C711S156000
Reexamination Certificate
active
06883067
ABSTRACT:
A memory map evaluation tool is provided that organizes a program in a manner most compatible with use of a cache. The tool includes a method that involves executing a first version of the program according to a first memory map to generate a program counter trace, converting the program counter trace into a specific format and then translating the program counter trace into physical addresses using a memory map to be evaluated, different from the first memory map. Those physical addresses are then used to evaluate the number of likely cache misses using a model of a direct-mapped cache for the memory map under evaluation.
REFERENCES:
patent: 5630097 (1997-05-01), Orbits et al.
patent: 5862385 (1999-01-01), Iitsuka
patent: 5940618 (1999-08-01), Blandy et al.
patent: 5963972 (1999-10-01), Calder et al.
patent: 6272599 (2001-08-01), Prasanna
patent: 20030097538 (2003-05-01), Hall et al.
Hedinger Peter
Jacobs Kristen
Southwell Trefor
Jorgenson Lisa K.
McLean-Mayo Kimberly
Seed IP Law Group PLLC
STMicroelectronics Limited
Tarleton E. Russell
LandOfFree
Evaluation and optimization of code does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Evaluation and optimization of code, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Evaluation and optimization of code will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3434205