Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2011-01-25
2011-01-25
Sarkar, Asok K (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S618000, C438S733000, C257SE29151
Reexamination Certificate
active
07875506
ABSTRACT:
The present invention discloses technique of etching selectively a layer containing siloxane. The present invention provides a semiconductor device with reduced operation deterioration due to etching failure. A method for manufacturing a semiconductor device comprises steps of forming a conductive layer electrically connecting to a transistor, an insulating layer covering the conductive layer, and a mask formed over the insulating layer; and etching the insulating layer with a processing gas including a hydrogen bromide gas.
REFERENCES:
patent: 6245489 (2001-06-01), Baklanov et al.
patent: 6436827 (2002-08-01), Yamazaki et al.
patent: 6774397 (2004-08-01), Arao et al.
patent: 6844266 (2005-01-01), Maex et al.
patent: 6844267 (2005-01-01), Vanhaelemeersch et al.
patent: 6900140 (2005-05-01), Vanhaelemeersch et al.
patent: 6905971 (2005-06-01), Tabery et al.
patent: 7042091 (2006-05-01), Baklanov et al.
patent: 7091070 (2006-08-01), Imai et al.
patent: 7166894 (2007-01-01), Templier et al.
patent: 2001/0014493 (2001-08-01), Inoue et al.
patent: 2001/0019133 (2001-09-01), Konuma et al.
patent: 2002/0076935 (2002-06-01), Maex et al.
patent: 2002/0117668 (2002-08-01), Kim
patent: 2002/0159016 (2002-10-01), Nishida et al.
patent: 0 911 697 (1999-04-01), None
patent: 1 195 801 (2002-04-01), None
patent: 1 353 364 (2003-10-01), None
patent: 1 050 074 (2004-02-01), None
patent: 2000-150463 (2000-05-01), None
patent: 2001-127040 (2001-05-01), None
patent: 2001-521282 (2001-11-01), None
patent: WO 99/21217 (1999-04-01), None
International Search Report (Application No. PCT/JP2005/018910) dated Jan. 10, 2006.
Written Opinion (Application No. PCT/JP2005/018910) dated Jan. 10, 2006.
Monoe Shigeharu
Sasagawa Shinya
Robinson Eric J.
Robinson Intellectual Property Law Office P.C.
Sarkar Asok K
Semiconductor Energy Laboratory Co,. Ltd.
Slutsker Julia
LandOfFree
Etching method and manufacturing method of semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Etching method and manufacturing method of semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Etching method and manufacturing method of semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2722320