Semiconductor device manufacturing: process – Making passive device
Patent
1998-03-04
2000-10-03
Whitehead, Jr., Carl
Semiconductor device manufacturing: process
Making passive device
438 13, 438 17, 438741, H01L 2120
Patent
active
06127237&
ABSTRACT:
A pn junction is formed at a to-be-etched depth in an etching region of a semiconductor body and a reverse bias voltage is applied to the pn junction to form a depletion layer. Then, the semiconductor body is etched while monitoring the reverse bias current flowing via the pn junction and a point at which the bias current has abruptly increased is determined as the etching end point.
REFERENCES:
patent: 3890215 (1975-06-01), DiLorenzo et al.
patent: 4358338 (1982-11-01), Downey et al.
patent: 4793895 (1988-12-01), Kaanta et al.
patent: 5071510 (1991-12-01), Findler et al.
patent: 5173149 (1992-12-01), Nojiri et al.
patent: 5456788 (1995-10-01), Barbee et al.
patent: 5643803 (1997-07-01), Fukada et al.
patent: 5702956 (1997-12-01), Ying et al.
patent: 5869876 (1999-02-01), Ishio et al.
Davis Jamie L.
Jr. Carl Whitehead
Kabushiki Kaisha Toshiba
LandOfFree
Etching end point detecting method based on junction current mea does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Etching end point detecting method based on junction current mea, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Etching end point detecting method based on junction current mea will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-194742