Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2001-10-04
2004-03-02
Smith, Matthew S. (Department: 2825)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S257000, C438S585000, C438S649000, C438S656000
Reexamination Certificate
active
06699777
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to stacked poly-metal structures in semiconductor devices and to processes related to the formation of such structures. The present invention is particularly relevant to the wordline architecture of a DRAM cell, but is also related in a more general sense to the gate conductor architecture of a transistor. The present invention arises from the continuing need in the art for improvements to the materials and processes utilized in semiconductor device fabrication.
BRIEF SUMMARY OF THE INVENTION
Many conductors are particularly well suited for use in semiconductor devices. For example, tungsten and other metals are often used as a part of the wordline architecture of a DRAM cell. Unfortunately, many of these otherwise preferable conductors are also difficult to incorporate in certain device architecture because they are subject to severe degradation during the oxidation steps commonly utilized to construct many semiconductor devices. A number of processing techniques can limit this type of degradation. For example, in the context of the wordline architecture of a DRAM cell, manufacturing steps directed to the formation of oxidation barrier layers are introduced to protect the conductors of the wordline architecture from oxidation. The present invention is directed to improving these manufacturing steps by providing an etch stop layer in a silicon substrate of a semiconductor device. More specifically, the present invention is directed to improving manufacturing steps by providing an etch stop layer in a silicon substrate over which the wordline architecture of a DRAM cell is formed.
In accordance with one embodiment of the present invention, a method of interfacing a poly-metal stack and a semiconductor substrate is provided where an etch stop layer is provided in a polysilicon region of the stack. The present invention also addresses the relative location of the etch stop layer in the polysilicon region and a variety of stack materials and oxidation methods. The etch stop layer may be patterned within the poly or may be a continuous conductive etch stop layer in the poly. The present invention also relates more broadly to a process for forming wordline architecture of a memory cell.
In accordance with another embodiment of the present invention, a semiconductor structure is provided comprising a poly-metal stack formed over a semiconductor substrate where the interface between an oxidation barrier placed over the stack and an oxidized portion of the stack lies along the sidewall of the poly. A semiconductor structure is also provided where a conductive layer is present in the poly region of the poly-metal stack. The present invention also relates more broadly to a memory cell array and a computer system including the poly-metal stack of the present invention.
Accordingly, it is an object of the present invention to provide for improvements to the materials and processes utilized in semiconductor device fabrication. Other objects of the present invention will be apparent in light of the description of the invention embodied herein.
REFERENCES:
patent: 5368686 (1994-11-01), Tatsumi et al.
patent: 5597756 (1997-01-01), Fazan et al.
patent: 5776823 (1998-07-01), Agnello et al.
patent: 5891784 (1999-04-01), Cheung et al.
patent: 5940315 (1999-08-01), Cowles
patent: 5989959 (1999-11-01), Araki
patent: 6043562 (2000-03-01), Keeth
patent: 6063704 (2000-05-01), Demirlioglu
patent: 6072223 (2000-06-01), Noble
patent: 6075274 (2000-06-01), Wu et al.
patent: 6090660 (2000-07-01), Noble, Jr.
patent: 6097049 (2000-08-01), Goebel et al.
patent: 6107145 (2000-08-01), Dennison et al.
patent: 6121125 (2000-09-01), Lee
patent: 6165883 (2000-12-01), Hiura
patent: 6232209 (2001-05-01), Fujiwara et al.
patent: 6245605 (2001-06-01), Hwang et al.
patent: 6268622 (2001-07-01), Shone et al.
patent: 6320246 (2001-11-01), Gilton
patent: 6344364 (2002-02-01), Gilton
patent: 6348405 (2002-02-01), Ohuchi
patent: 6355524 (2002-03-01), Tuan et al.
patent: 6379981 (2002-04-01), Gilton
patent: 6429109 (2002-08-01), Zheng et al.
patent: 6458646 (2002-10-01), Divakaruni et al.
patent: 361208850 (1986-09-01), None
patent: 363114236 (1988-05-01), None
patent: 363156341 (1988-06-01), None
Dinsmore & Shohl LLP
Luu Chuong Anh
Micro)n Technology, Inc.
Smith Matthew S.
LandOfFree
Etch stop layer in poly-metal structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Etch stop layer in poly-metal structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Etch stop layer in poly-metal structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3274970