Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2002-08-16
2003-12-23
Elms, Richard (Department: 2824)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S709000, C438S795000, C438S798000, C438S906000, C438S940000, C430S329000, C134S001300
Reexamination Certificate
active
06667243
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of semiconductor processing, and more particularly, to repairinig the etch damage created during semiconductor processing.
BACKGROUND OF THE INVENTION
Over the last few decades, the semiconductor industry has undergone a revolution by the use of semiconductor technology to fabricate small, highly integrated electronic devices, and the most common semiconductor technology presently used is silicon-based. A large variety of semiconductor devices have been manufactured having various applications in numerous disciplines. One silicon-based semiconductor device is a metal-oxide-semiconductor (MOS) transistor. The MOS transistor is one of the basic building blocks of most modern electronic circuits. Importantly, these electronic circuits realized improved performance and lower costs, as the performance of the MOS transistors increased and as manufacturing costs are reduced.
A typical MOS semiconductor device includes a semiconductor substrate on which a gate electrode is formed over a gate dielectric. The gate electrode, which acts as a conductor, receives an input signal to control operation of the device. Source and drain regions are typically formed in regions of the substrate adjacent the gate electrodes by doping the regions with a dopant of a desired conductivity. The conductivity of the doped region depends on the type of impurity used to dope the region. The typical MOS transistor is symmetrical, in that the source and drain are interchangeable. Whether a region acts as a source or drain typically depends on the respective applied voltages and the type of device being made. The collective term source/drain region is used herein to generally describe an active region used for the formation of either a source or drain.
In creating the MOS transistor or other semiconductor device, the process typically involves a plasma etch process to etch material to form structures. For example, a silicon substrate may have a gate oxide layer or other layer serving as an etch stop layer provided on the top of the silicon substrate. A gate electrode layer, such as polysilicon, is provided on the oxide. A photoresist mask material is deposited and patterned by known photolithography techniques. The plasma etch process is then performed to remove portions of the gate layer that are not protected by the patterned photoresist mask.
After the plasma etch is performed, stopping on the etch stop layer, such as a gate oxide, a gate electrode has been created. The plasma etch, however, damages the etch stop layer and the underlying layers, such as the silicon substrate. The photoresist is rapidly removed in a resist strip process, and pre-diffusion or pre-rapid thermal anneal (RTA) wet cleans are done to remove polymer residue and photoresist. The polymer residue and photoresist must be removed before the damage can be repaired by the thermal anneal process.
The damage to the substrate caused by exposure to the plasma results in the enhanced oxidation of the silicon substrate in subsequent oxidations. The thicker oxide that is formed on the substrate operates to undesirably screen subsequent source/drain implants due to the damage done to the substrate by plasma.
There is a need for an improved process to repair the damage caused to etch stop layers and underlying substrates following a plasma etch process.
SUMMARY OF THE INVENTION
This and other needs are met by embodiments of the present inventions which provide a method of manufacturing a semiconductor device, comprising the steps of etching a feature on a substrate in accordance with a photoresist mask and stripping the photoresist mask by plasma removal. The substrate is laser thermal annealed to repair damage to the substrate.
By the use of laser thermal annealing, following the plasma etch, the polymer residue left over from the stripping of the resist is vaporized by the laser thermal annealing process. Further, the laser thermal annealing repairs the damage to the etch stop layer and underlying layers. This prevents the growth of thick oxide on the previously damaged substrate, thereby avoiding screening during subsequent source/drain implantation steps.
The other stated needs are also met by other embodiments of the present invention which provide a method of forming semiconductor device comprising the steps of forming an etch stop layer on a substrate and forming a gate layer on the etch stop layer. A photoresist mask is created on the gate layer. This gate layer is etched in accordance with the photoresist mask by plasma etching. The photoresist mask itself is removed by plasma etching. Laser thermal annealing is performed to the etch stop layer and the substrate.
REFERENCES:
patent: 5543336 (1996-08-01), Enami et al.
patent: 5958268 (1999-09-01), Engelsberg et al.
patent: 6009888 (2000-01-01), Ye et al.
patent: 6328905 (2001-12-01), Lebowitz et al.
patent: 6489590 (2002-12-01), Livshits et al.
Halliyal Arvind
Ramsbey Mark T.
Shields Jeffrey A.
Tripsas Nicholas H.
Wu Yider
Advanced Micro Devices , Inc.
Elms Richard
Owens Beth E.
LandOfFree
Etch damage repair with thermal annealing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Etch damage repair with thermal annealing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Etch damage repair with thermal annealing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3104496