Estimating quality during early synthesis

Details Estimating quality during early synthesis Estimating quality during early synthesis

2007-01-30

2007-01-30

Lin, Sun James (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

10734905

ABSTRACT:
A computer aided system includes a method of improving the accuracy, optimization, and minimization for the synthesis and mapping of logical functions into the logical structures of a target technology, such as the logic cells (e.g., look-up tables) of a programmable logic integrated circuit. In a specific implementation, the invention incorporates late-stage synthesis operations, such as found during a technology mapping operation, into earlier stage synthesis procedures. These late-stage synthesis operations are used to provide better estimates of delay and area of a final compiled design in order to guide optimization operations.

REFERENCES:
patent: 5537341 (1996-07-01), Rose et al.
patent: 5594657 (1997-01-01), Cantone et al.
patent: 5754824 (1998-05-01), Damiano et al.
patent: 5926803 (1999-07-01), Kitano
patent: 6088262 (2000-07-01), Nasu
patent: 6150838 (2000-11-01), Wittig et al.
patent: 6212670 (2001-04-01), Kaviani
patent: 6519755 (2003-02-01), Anderson
patent: 6557144 (2003-04-01), Lu et al.
patent: 6590415 (2003-07-01), Agrawal et al.
Cong et al., “On Area/Depth Trade-Off in LUT-Based FPGA Technology Mapping”, Jun. 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, iss. 2, pp. 137-148.
Cong et al., “Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-Based FPGA Design”, Jun. 1966, IEEE Design Automation Conference Proceddings, pp. 726-729.
Habib et al., “Technology Mapping Algorithms for Sequential Circuits Using Look-up Table Based FPGAS”, Mar. 1995, IEEE Fifth Grate Lakes Symposium, VLSI Proceddings, pp. 164-167.
Rawski et al., “Non-Disjoint Decomposition of Boolean Functions and Its Application in FPGA-oriented Technology Mapping”, Sep. 1997, IEEE Proceddings of the 23rd EUROMICRO Conference on New Frontiers of Information Technology, pp. 24-30.
Martin et al., “A Comparing Study of Technology Mapping for FPGA”, Feb. 1998, IEEE Proceddings, Design, Automation and Test in Europe, pp. 939-940.
Lu et al., “Technology Mapping for Simultaneous Gate and Interconnect Optimization”, Jan. 1999, IEEE Proceddings on Computers and Digital Techniques, vol. 146, iss. 1, pp. 21-31.
Cong et al., Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-Based FPGA Designs, Apr. 2000, IACM Transactions on Design Automation of Electronic Systems, vol. 5, No. 2, pp. 193-225.
Legl et al., “A Boolean Approach to Performance-Directed Technology Mappings for LUT-Based FPGA Design”, Jun. 1996, IEEE Design Automation Conference Proceddings, pp. 730-733.
Lin et al., “Feasibility of Fixed-Point Transversal Adaptive Filters in FPGA Devices with Embedded DSP Blocks”, Jul. 2003, Proceddings, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, pp. 157-160.

Affiliated with

Also associated with

Rating

Estimating quality during early synthesis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Estimating quality during early synthesis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Estimating quality during early synthesis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3739852