ESD protection circuit and method

Details ESD protection circuit and method ESD protection circuit and method

2007-08-14

2007-08-14

Sherry, Michael (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

Reexamination Certificate

active

10867112

ABSTRACT:
An electrostatic discharge (ESD) protection circuit and method thereof are presented. In some embodiments, a high voltage tolerant input/output circuit comprises an ESD detection circuit, a first first-type transistor, a first second-type transistor, and a second second-type transistor. The first first-type transistor and the first second-type transistor are coupled to a pad. The ESD detection circuit determines whether ESD occurs at the pad and, if so, couples the gates of the first and second second-type transistors to the second power rail.

REFERENCES:
patent: 6327126 (2001-12-01), Miller et al.
patent: 6414532 (2002-07-01), Su et al.
patent: 6522511 (2003-02-01), John et al.
patent: 6538868 (2003-03-01), Chang et al.
patent: 6747857 (2004-06-01), Lee et al.
patent: 6867957 (2005-03-01), Tong et al.
patent: 6898062 (2005-05-01), Russ et al.
patent: 2003/0076636 (2003-04-01), Ker et al.
patent: 2004/0110334 (2004-06-01), Wu et al.
patent: 2005/0041346 (2005-02-01), Wu et al.
patent: 2005/0264963 (2005-12-01), Sato

Affiliated with

Also associated with

Rating

ESD protection circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ESD protection circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD protection circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3890639