ESD device layout for effectively reducing internal circuit...

Details ESD device layout for effectively reducing internal circuit... ESD device layout for effectively reducing internal circuit...

2006-06-15

2010-12-21

Gurley, Lynne A (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S355000, C257S360000, C257S356000, C257S357000, C257S363000, C257S389000, C257S401000, C257SE23070, C257SE23151, C257SE29026, C257SE29120, C361S056000

Reexamination Certificate

active

07855419

ABSTRACT:
An improved layout pattern for electrostatic discharge protection is disclosed. A first heavily doped region of a first type is formed in a well of said first type. A second heavily doped region of a second type is formed in a well of said second type. A battlement layout pattern of said first heavily doped region is formed along the boundary of said first heavily doped region and said second heavily doped region. A battlement layout pattern of said second heavily doped region is formed along the boundary of said first heavily doped region and said second heavily doped region. By adjusting a distance between the battlement layout pattern of a heavily doped region and a edge of well of said second type, i.e. n-well, a first distance will be shorter than what is typically required by the layout rules of internal circuit; and a second distance will be longer than the first distance to ensure that the I/O device have a better ESD protection capability. Accordingly, by properly adjusting the breakdown voltage of ESD device within I/O circuit, i.e. adjusting the distance between the edge of n-well and the battlement layout pattern of heavily doped regions, it will help to reduce the chip area and improve the ESD reliability.

REFERENCES:
patent: 5742083 (1998-04-01), Lin
patent: 5763919 (1998-06-01), Lin
patent: 6707113 (2004-03-01), Kobayashi
patent: 6713818 (2004-03-01), Kodama
patent: 7129546 (2006-10-01), Ker et al.
patent: 2005/0029597 (2005-02-01), Worley

Affiliated with

Also associated with

Rating

ESD device layout for effectively reducing internal circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ESD device layout for effectively reducing internal circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD device layout for effectively reducing internal circuit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4179746