Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-07-19
2008-11-04
Baderman, Scott T. (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S010000, C714S011000
Reexamination Certificate
active
07447941
ABSTRACT:
Systems and methods for error recovery in an integer execution unit of a multi-core processor are disclosed. In an exemplary embodiment a method may comprise checking parity for a transaction in an execution data path having parallel data registers. The method may also comprise copying one of the parallel data registers to a corrupt data register if parity fails.
REFERENCES:
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 5745725 (1998-04-01), Simpson
patent: 6233702 (2001-05-01), Horst et al.
patent: 6292845 (2001-09-01), Fleck et al.
patent: 6393582 (2002-05-01), Klecka et al.
patent: 6598199 (2003-07-01), Tetrick
patent: 2004/0199821 (2004-10-01), Flautner et al.
Naffziger Samuel D.
Soltis, Jr. Don C.
Baderman Scott T.
Hewlett--Packard Development Company, L.P.
Patel Kamini
LandOfFree
Error recovery systems and methods for execution data paths does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error recovery systems and methods for execution data paths, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error recovery systems and methods for execution data paths will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4041430