Error rate reduction for memory arrays

Details Error rate reduction for memory arrays Error rate reduction for memory arrays

2011-04-19

2011-04-19

McCarthy, Christopher S (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S770000, C714S784000, C714S785000

Reexamination Certificate

active

07930586

ABSTRACT:
A RAID 6 system, which has two strips to hold redundant data, employs a memory array controller that at each “read” operation considers not just the data but also the redundant information, even in the absence of any indication from the collection of memory controllers associated with the hard drives that any error condition exists. Thus, with each “read” operation the array controller checks the data for an unreported error, and takes corrective action when an error condition is discovered.

REFERENCES:
patent: 5170399 (1992-12-01), Cameron et al.
patent: 7149847 (2006-12-01), Frey et al.
patent: 7290199 (2007-10-01), Forhan et al.
patent: 7353423 (2008-04-01), Hartline et al.
patent: 7441146 (2008-10-01), Cavallo
patent: 7664915 (2010-02-01), Gopal et al.
patent: 2005/0050384 (2005-03-01), Horn
patent: 2006/0080505 (2006-04-01), Arai et al.
patent: 2006/0288161 (2006-12-01), Cavallo
patent: 2008/0162806 (2008-07-01), Gopal et al.
patent: 2008/0276152 (2008-11-01), Hughes
patent: 2009/0313498 (2009-12-01), Igashira et al.

Affiliated with

Also associated with

Rating

Error rate reduction for memory arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error rate reduction for memory arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error rate reduction for memory arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2689196