Error management topologies

Details Error management topologies Error management topologies

2006-03-21

2009-06-02

Baderman, Scott T (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

Reexamination Certificate

active

07543179

ABSTRACT:
A method may include partitioning a plurality of processor cores into a main partition comprising at least one processor core capable of executing an operating system and an embedded partition comprising at least one different processor core. The embedded partition may be capable of: receiving a write request to write data on a target storage device; communicating with a remote system coupled to the embedded partition and remapping data corresponding to said write request to the remote system; detecting an error when attempting to write data to the storage device, leaving uncommitted data directed to the target storage device; and communicating with said remote system to retrieve the uncommitted data and writing the uncommitted data to the target storage device. The embedded partition of this embodiment may also be capable of performing these operations, at least in part, independently of said operating system being executed on said main partition.

REFERENCES:
patent: 4471427 (1984-09-01), Harris
patent: 5524212 (1996-06-01), Somani et al.
patent: 5644539 (1997-07-01), Yamagami et al.
patent: 5701516 (1997-12-01), Cheng et al.
patent: 5860083 (1999-01-01), Sukegawa
patent: 5933852 (1999-08-01), Jeddeloh
patent: 6016530 (2000-01-01), Auclair et al.
patent: 6052798 (2000-04-01), Jeddeloh
patent: 6345368 (2002-02-01), Bergsten
patent: 6360306 (2002-03-01), Bergsten
patent: 6446175 (2002-09-01), West et al.
patent: 6467048 (2002-10-01), Olarig et al.
patent: 6629192 (2003-09-01), Schaefer et al.
patent: 6782453 (2004-08-01), Keltcher et al.
patent: 6907505 (2005-06-01), Cochran et al.
patent: 6925533 (2005-08-01), Lewis
patent: 6973517 (2005-12-01), Golden et al.
patent: 7020034 (2006-03-01), Chen
patent: 7055055 (2006-05-01), Schneider et al.
patent: 7228379 (2007-06-01), Bress et al.
patent: 7275179 (2007-09-01), Coatney
patent: 7412619 (2008-08-01), Zimmer et al.
patent: 2002/0083264 (2002-06-01), Coulson
patent: 2003/0163758 (2003-08-01), Austen et al.
patent: 2003/0177322 (2003-09-01), Crockett et al.
patent: 2005/0033908 (2005-02-01), Chong et al.
patent: 2005/0134250 (2005-06-01), Kim et al.
patent: 2006/0010227 (2006-01-01), Atluri
patent: 2006/0026338 (2006-02-01), Ebara et al.
patent: 2006/0184717 (2006-08-01), Rothman et al.
patent: 2006/0195667 (2006-08-01), Nakano et al.
patent: 2006/0236166 (2006-10-01), Zimmer et al.
patent: 9750035 (1997-12-01), None
patent: 2006088636 (2006-08-01), None
patent: 2007109476 (2007-09-01), None
Office Action received for U.S. Appl. No. 11/059,768 mailed Feb. 19, 2008, 8 pages.
Office Action received for U.S. Appl. No. 11/059,768 mailed Apr. 11, 2007; 6 pages.
Office Action received for U.S. Appl. No. 11/059,768 mailed Nov. 28, 2007; 6 pages.
Notice Of Allowance Received for U.S. Appl. No. 11/085,421 mailed Apr. 10, 2008, 6 pages.
International Preliminary Report on Patentability for PCT Patent Application No. PCT/US2006/003319 mailed Aug. 30, 2007, 7 pages.
International Search Report and Written Opinion for PCT Application No. PCT/US2006/003319 mailed Jul. 24, 2006; 11 pages.
Office Action received for U.S. Appl. No. 11/085,421 mailed Nov. 14, 2007; 12 pages.
International Search Report and Written Opinion for application No. PCT/US2007/063980, mailed Aug. 28, 2007, 10 pgs.
Non-Final Office Action for U.S. Appl. No. 11/085,421 dated Nov. 14, 2007. 7 pages.
IEEE Std 802.3, Mar. 8, 2002, Revision of IEEE, STD 802.3, 2000 Edition, 802.3: IEEE Standard for Information Technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements, Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/DC) Access Method and Physical Layer Specifications, 11 pgs.
The ATM Forum Technical Committee, ATM-MPLS Network Interworking, Version 1.0, 23 pgs., Aug. 2001.
Intel XScale Core, Developer's Manual, 220 pgs., Dec. 2000.
“Search Report and Written Opinion” for PCT/US2006/003319, mailed Jul. 24, 2006, 11 pages.
Office Action received for EP Application No. 06719924.0 mailed on Jul. 30, 2008, p. 3.
Office Action received for U.S. Appl. No. 11/059,768 mailed on Sep. 17, 2008, p. 20.
PCI Express Base Specification Revision 1.0a, Apr. 15, 2003; 428 pages.
Office Action received for CN Application No. 200680005313.X mailed on Sep. 5, 2008. 10 Pages.
Office Action received for U.S. Appl. No. 11/059,768 mailed on Mar. 18, 2009; 18 pages.

Affiliated with

Also associated with

Rating

Error management topologies does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error management topologies, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error management topologies will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4070880