Error-examining method for monitor circuit

Details Error-examining method for monitor circuit Error-examining method for monitor circuit

2007-05-22

2007-05-22

Maskulinski, Michael (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C702S099000, C702S104000

Reexamination Certificate

active

10709052

ABSTRACT:
A monitor circuit has a first detection module for detecting an input signal and for generating a first examining signal according to the input signal, a second detection module electrically connected to the first detection module for generating an output signal according to the first examining signal, and a control unit electrically connected to the first and the second detection modules selectively for controlling the second detection module to generate the output signal according to the first examining signal, for controlling the first detection module to monitor the output and to generate a second examining signal, or for comparing the first examining signal with the second examining signal so as to determine if the monitor circuit is functioning normally.

REFERENCES:
patent: 6161958 (2000-12-01), Rattman et al.
patent: 6598195 (2003-07-01), Adibhatla et al.
patent: 6774653 (2004-08-01), Gold et al.
patent: 6804600 (2004-10-01), Uluyol et al.
patent: 2003/0012254 (2003-01-01), Park et al.
patent: 2006/0162419 (2006-07-01), Rosskopf

Affiliated with

Also associated with

Rating

Error-examining method for monitor circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error-examining method for monitor circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error-examining method for monitor circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3770946