Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-04-18
2006-04-18
Torres, Joseph (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
07032161
ABSTRACT:
An error detector at a receiver comprises a feedback shift register. A shift direction in the feedback shift register is opposite to a shift direction at a transmitter in generating a transmission bit string by using a specified generator polynomial. A reception bit string is inputted to the feedback shift register in reverse order to the transmission bit string was generated at the transmitter so that errors in the reception bit string is detected by obtaining the remainder. Another error detector at a receiver comprises first and second feedback shift registers. Respective shift directions in the first and second feedback shift registers are the same as and opposite to a shift direction at a transmitter in generating a transmission bit string. The reception bit string is inputted to the first feedback shift register in the same order in which the transmission bit string was generated, while the reception bit string is inputted to the second feedback shift register in reverse order to one which the transmission bit string was generated. Errors in the reception bit string are detected by comparing respective remainders obtained by the first and second feedback shift registers. This reduces the processing time required for the error detection and increases efficiency in detecting errors in transmitted data.
REFERENCES:
patent: 3811108 (1974-05-01), Howell
patent: 3961311 (1976-06-01), Pavoni et al.
patent: 4916702 (1990-04-01), Berlekamp
patent: RE33900 (1992-04-01), Howson
patent: 5136592 (1992-08-01), Weng
patent: 5140595 (1992-08-01), Geldman et al.
patent: 5680340 (1997-10-01), Glover et al.
patent: 6272187 (2001-08-01), Rick
patent: 0 200 124 (1986-04-01), None
patent: 0 200 124 (1986-11-01), None
patent: 0 523 571 (1993-01-01), None
patent: 0 551 646 (1993-07-01), None
Stephen B. Wicker “Error Control Systems for Digital Communication and Storage”, Prentice-Hall, 1995.
Stephen B. Wicker, “Error Control for Digital Communication and Storage”, Prentice-Hall, 1995, pp. 116-119.
Copy of the International Search Report for Application No. EP 99 10 9434; Date of Search: Apr. 18 2001; Examiner: C. Devergranne.
Hikita Mahiro
Kanasugi Masami
Kuroiwa Koichi
Taniguchi Shoji
Arent & Fox PLLC
Fujitsu Limited
Torres Joseph
LandOfFree
Error detector, semiconductor device, and error detection... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error detector, semiconductor device, and error detection..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detector, semiconductor device, and error detection... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3611680