Error detector in a cache memory using configurable way...

Details Error detector in a cache memory using configurable way... Error detector in a cache memory using configurable way...

2007-12-06

2010-10-05

Bonzo, Bryce P (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C711S128000

Reexamination Certificate

active

07809980

ABSTRACT:
A data processing system includes a processor having a multi-way cache which has a first and a second way. The second way is configurable to either be redundant to the first way or to operate as an associative way independent of the first way. The system may further include a memory, where the processor, in response to a read address missing in the cache, provides the read address to the memory. The second way may be dynamically configured to be redundant to the first way during operation of the processor in response to an error detection signal. In one aspect, when the second way is configured to be redundant, in response to the read address hitting in the cache, data addressed by an index portion of the read address is provided from both the first and second way and compared to each other to determine if a comparison error exists.

REFERENCES:
patent: 4965717 (1990-10-01), Cutts, Jr. et al.
patent: 5146589 (1992-09-01), Peet, Jr. et al.
patent: 5193175 (1993-03-01), Cutts, Jr. et al.
patent: 5276823 (1994-01-01), Cutts, Jr. et al.
patent: 5295258 (1994-03-01), Jewett et al.
patent: 5313585 (1994-05-01), Jeffries et al.
patent: 5313626 (1994-05-01), Jones et al.
patent: 5317726 (1994-05-01), Horst
patent: 5384906 (1995-01-01), Horst
patent: 5388242 (1995-02-01), Jewett
patent: 5473761 (1995-12-01), Parks et al.
patent: 5483641 (1996-01-01), Jones et al.
patent: 5506977 (1996-04-01), Jones
patent: 5530960 (1996-06-01), Parks et al.
patent: 5588111 (1996-12-01), Cutts, Jr. et al.
patent: 5619723 (1997-04-01), Jones et al.
patent: 5666482 (1997-09-01), McClure
patent: 5758113 (1998-05-01), Peet, Jr. et al.
patent: 5890003 (1999-03-01), Cutts, Jr. et al.
patent: 5974544 (1999-10-01), Jeffries et al.
patent: 6073251 (2000-06-01), Jewett et al.
patent: 6145055 (2000-11-01), Fujimoto
patent: 6263452 (2001-07-01), Jewett et al.
patent: 6480975 (2002-11-01), Arimilli et al.
patent: 6609164 (2003-08-01), Kallat
patent: 6615366 (2003-09-01), Grochowski et al.
patent: 6625749 (2003-09-01), Quach
patent: 6625756 (2003-09-01), Grochowski et al.
patent: 6631433 (2003-10-01), Paluzzi
patent: 6668308 (2003-12-01), Barroso et al.
patent: 6671822 (2003-12-01), Asher et al.
patent: 6684268 (2004-01-01), Paluzzi
patent: 6708294 (2004-03-01), Nakao et al.
patent: 6732250 (2004-05-01), Durrant
patent: 6898738 (2005-05-01), Ryan et al.
patent: 6901468 (2005-05-01), Paluzzi
patent: 6988170 (2006-01-01), Barroso et al.
patent: 7010575 (2006-03-01), MacArthur et al.
patent: 7121639 (2006-10-01), Plunkett
patent: 7134047 (2006-11-01), Quach
patent: 7152942 (2006-12-01), Walmsley et al.
patent: 7165824 (2007-01-01), Walmsley et al.
patent: 7181572 (2007-02-01), Walmsley
patent: 7181578 (2007-02-01), Guha et al.
patent: 7188282 (2007-03-01), Walmsley
patent: 2004/0078702 (2004-04-01), Yoshizawa et al.
patent: 2007/0136530 (2007-06-01), Tanaka
patent: 2008/0140962 (2008-06-01), Pattabiraman et al.
patent: 401994 (1990-12-01), None
Shirvani et al. “PADded Cache: A new Fault Tolerant Technique for Cache Memories” date unknown.
Lee et al. “Performance of Graceful Degradation for Cache Faults” May 9-11, 2007.
PCT Appl. No. PCT/US2008/084261 Search Report and Written Opinion mailed Jun. 29, 2009.
Kim, Seongwoo et al.; “Area Efficient Architectures for Information Integrity in Cache Memories”; Proceedings of the 26th Annual International Symposium of Computer Architecture;1999; 10 pp; IEEE Computer Society.
Zhang, Wei et al.;“ ICR: In-Cache Replication for Enhancing Data Cache Reliability”; Proceedings of the 2003 International Conference on Dependable Systems and Networks, 2003, 10 pp; IEEE Computer Society.

Affiliated with

Also associated with

Rating

Error detector in a cache memory using configurable way... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error detector in a cache memory using configurable way..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detector in a cache memory using configurable way... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4152605