Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2011-08-09
2011-08-09
McCarthy, Christopher S (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S758000
Reexamination Certificate
active
07996731
ABSTRACT:
A system and method for detecting errors in high-speed asymmetric interfaces are described. Embodiments include transmitting digital data between a first system component and a second system component over a bidirectional interface, wherein the first component is significantly more intelligent than the second component. The first component controls many operations of the second component, including receiving a signature from the second component over an existing line of the interface. The signature received is compared to a signature stored by the first component. Both signatures correspond to a transaction over the interface. Based on the comparison, the first component determines whether the transaction was successful, and directs the second component as necessary.
REFERENCES:
patent: 5517508 (1996-05-01), Scott
patent: 5724368 (1998-03-01), Zook
patent: 6182267 (2001-01-01), Kidd et al.
patent: 6300791 (2001-10-01), Jain
patent: 6389539 (2002-05-01), Hamilton et al.
patent: 6415394 (2002-07-01), Fruehling et al.
patent: 6625688 (2003-09-01), Fruehling et al.
patent: 6738939 (2004-05-01), Udawatta et al.
patent: 6760814 (2004-07-01), Corrigan
patent: 6915475 (2005-07-01), Tung et al.
patent: 6968478 (2005-11-01), Edwards et al.
patent: 7225373 (2007-05-01), Edwards et al.
patent: 7437641 (2008-10-01), Gorshe
patent: 7506217 (2009-03-01), Borin et al.
patent: 7577055 (2009-08-01), Ngo et al.
patent: 7603524 (2009-10-01), Blumrich et al.
patent: 2002/0116662 (2002-08-01), Hofstee et al.
patent: 2002/0188907 (2002-12-01), Kobayashi
patent: 2003/0196086 (2003-10-01), Murakami et al.
patent: 2004/0088497 (2004-05-01), Deans et al.
patent: 2004/0098660 (2004-05-01), Dong et al.
patent: 2007/0266277 (2007-11-01), Oyamada
patent: 2007/0288828 (2007-12-01), Biran et al.
patent: 2008/0288848 (2008-11-01), Bains
patent: 1 515 235 (2005-03-01), None
Chen Lin
Gauthier Claude
Lee Ming-Ju E.
Macri Joseph
Morein Stephen
Advanced Micro Devices , Inc.
McCarthy Christopher S
Volpe and Koenig P.C.
LandOfFree
Error detection in high-speed asymmetric interfaces does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error detection in high-speed asymmetric interfaces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detection in high-speed asymmetric interfaces will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2762534