Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-09-18
2007-09-18
Baderman, Scott (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
10757790
ABSTRACT:
A method, apparatus, system, and signal-bearing medium that in an embodiment detect an event that will cause idle cycles in the processor and issue diagnostic instructions to the processor during the cycles that would be idle. In another embodiment, the processor is periodically interrupted and diagnostic instructions are issued to the processor, where the diagnostic instructions are selected based on a history of activity at the processor and a log of previous errors at the processor. In this way, errors may be detected at the processor without undue cost and impact on performance.
REFERENCES:
patent: 4924428 (1990-05-01), Vea
patent: 6360336 (2002-03-01), Christensen et al.
patent: 6697979 (2004-02-01), Vorbach et al.
patent: 2003/0061383 (2003-03-01), Zilka
patent: 2003/0149546 (2003-08-01), Kim
patent: 2004/0181656 (2004-09-01), Stern et al.
patent: 2004/0255099 (2004-12-01), Kromer
patent: 2005/0055674 (2005-03-01), Shidla et al.
patent: 2005/0066079 (2005-03-01), Luick
patent: 1247746 (1971-09-01), None
Beacom Thomas Joseph
Luick David Arnold
Baderman Scott
Contino Paul
Gamon Owen J.
LandOfFree
Error detection during processor idle cycles does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error detection during processor idle cycles, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detection during processor idle cycles will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3749430