Error detection, documentation, and correction in a flash...

Details Error detection, documentation, and correction in a flash... Error detection, documentation, and correction in a flash...

2010-09-09

2011-10-11

Gaffin, Jeffrey A (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

C365S200000, C365S201000, C711S103000

Reexamination Certificate

active

08037381

ABSTRACT:
A memory device has an error documentation memory array that is separate from the primary memory array. The error documentation memory array stores data relating to over-programmed bits in the primary array. When the over-programmed bits in the primary array are erased, the error documentation memory array is erased as well, deleting the documentation data relating to the over-programmed bits.

REFERENCES:
patent: 5764568 (1998-06-01), Chevallier
patent: 5771346 (1998-06-01), Norman et al.
patent: 6278632 (2001-08-01), Chevallier
patent: 6567302 (2003-05-01), Lakhani
patent: 6614689 (2003-09-01), Roohparvar
patent: 6614690 (2003-09-01), Roohparvar
patent: 7203874 (2007-04-01), Roohparvar

Affiliated with

Also associated with

Rating

Error detection, documentation, and correction in a flash... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error detection, documentation, and correction in a flash..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detection, documentation, and correction in a flash... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4274541