Error detection and correction scheme for a memory device

Details Error detection and correction scheme for a memory device Error detection and correction scheme for a memory device

2011-04-19

2011-04-19

Baker, Stephen M (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

Reexamination Certificate

active

07930612

ABSTRACT:
Data is read from a memory array. Before being stored in a data buffer, a Hamming code detection operation and a Reed-Solomon code detection operation are operated in parallel to determine if the data word has any errors. The results of the parallel detection operations are communicated to a controller circuit. If an error is present that can be corrected by the Hamming code correction operation, this is performed and the Reed-Solomon code detection operation is performed on the corrected word. If the error is uncorrectable by the Hamming code, the Reed-Solomon code correction operation is performed on the word.

REFERENCES:
patent: 4005405 (1977-01-01), West
patent: 4716566 (1987-12-01), Masuhara
patent: 4716567 (1987-12-01), Ito
patent: 5357527 (1994-10-01), Coates
patent: 5754563 (1998-05-01), White
patent: 5754753 (1998-05-01), Smelser
patent: 6003151 (1999-12-01), Chuang
patent: 6651212 (2003-11-01), Katayama et al.
patent: 6769087 (2004-07-01), Moro et al.
patent: 7231585 (2007-06-01), Vainsencher et al.

Affiliated with

Also associated with

Rating

Error detection and correction scheme for a memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error detection and correction scheme for a memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detection and correction scheme for a memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2705054