Error correction structures and methods

Details Error correction structures and methods Error correction structures and methods

2001-02-20

2008-11-25

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S781000

Reexamination Certificate

active

07458007

ABSTRACT:
A syndrome evaluation with partitioning of a received block of symbols into subsets and interleaved partial syndrome evaluations to overcome multiplier latency. Parallel syndrome evaluations with a parallel multiplier.

REFERENCES:
patent: 3745526 (1973-07-01), Hong et al.
patent: 4151510 (1979-04-01), Howell et al.
patent: 4875211 (1989-10-01), Murai et al.
patent: 4890287 (1989-12-01), Johnson et al.
patent: 5051998 (1991-09-01), Murai et al.
patent: 5537429 (1996-07-01), Inoue
patent: 5577054 (1996-11-01), Pharris
patent: 5677919 (1997-10-01), Antia
patent: 5872799 (1999-02-01), Lee et al.
patent: 5974580 (1999-10-01), Zook et al.
patent: 6041431 (2000-03-01), Goldstein
patent: 09162753 (1997-06-01), None

Affiliated with

Also associated with

Rating

Error correction structures and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction structures and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction structures and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4048818