Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2007-01-02
2007-01-02
Dildine, R. Stephen (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S769000, C714S770000, C714S771000, C714S784000
Reexamination Certificate
active
10666001
ABSTRACT:
An error correction method is provided as follows: handling a 2-event error generated very frequently as an object of correction; sequentially finding CRC data for a generated event of an error handled as the defined object of correction at any arbitrary bit position of reproduced data by implementation of a cyclic-replacement process; carrying out an exclusive-addition process of the CRC data to CRC data of the reproduced data in order to virtually carry out a tentative-correction process on a 1-event error at a first bit position; further finding CRC data generated after the tentative-correction process in order to detect a 1-event error at a second bit position; and correcting the 1-event error completing the tentative-correction process at the first position and the 1-event error at the second bit position.
REFERENCES:
patent: 4843607 (1989-06-01), Tong
patent: 2000134114 (2000-05-01), None
patent: 2000057709 (2002-12-01), None
Dildine R. Stephen
Hitachi Global Storage Technologies Japan Ltd.
LandOfFree
Error correction method, error correction circuit and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error correction method, error correction circuit and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction method, error correction circuit and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3812258