Error correction in a cache memory

Details Error correction in a cache memory Error correction in a cache memory

2007-11-27

2007-11-27

Iqbal, Nadeem (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C712S231000

Reexamination Certificate

active

10885356

ABSTRACT:
Various systems and methods for error correction of instructions in an instruction cache coupled to a processor are provided. In one embodiment, a plurality of instructions stored in the instruction cache are fetched for execution by the processor, each of the instructions being fetched during a respective one of a plurality of instruction cycles of the processor. Error detection is performed for each of the instructions concurrently with the fetching of a respective one of the instructions.

REFERENCES:
patent: 4823252 (1989-04-01), Horst et al.
patent: 5063565 (1991-11-01), Ohashi
patent: 6457119 (2002-09-01), Boggs et al.
patent: 6543028 (2003-04-01), Jamil et al.
patent: 6640313 (2003-10-01), Quach
patent: 6802039 (2004-10-01), Quach et al.
patent: 2004/0268202 (2004-12-01), Haswell et al.
patent: 2005/0108509 (2005-05-01), Safford et al.
patent: 2006/0123326 (2006-06-01), Smith et al.

Affiliated with

Also associated with

Rating

Error correction in a cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction in a cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction in a cache memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3832706