Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-08-04
2009-12-22
Torres, Joseph D (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S794000, C714S796000
Reexamination Certificate
active
07636879
ABSTRACT:
An error correction decoder possessing a decoding method with high error correction performance and capable of operating at a low operating frequency and on a reduced circuit scale. A decoding method based on the SOVA method for improving error correction performance and boosting reliability of the soft decision output by allowing branching of paths other than the survival path at trace-back is achieved by preparing a trace-back circuit for each state, and selecting an output from that output and survival state (survival state+difference of likelihood).
REFERENCES:
patent: 5375129 (1994-12-01), Cooper
patent: 5432820 (1995-07-01), Sugawara et al.
patent: 5502735 (1996-03-01), Cooper
patent: 5859861 (1999-01-01), Oh
patent: 5946361 (1999-08-01), Araki et al.
patent: 5960011 (1999-09-01), Oh
patent: 5974091 (1999-10-01), Huff
patent: 5991343 (1999-11-01), Oh et al.
patent: 5995562 (1999-11-01), Koizumi
patent: 6031876 (2000-02-01), Oh et al.
patent: 6088404 (2000-07-01), Jekal
patent: 6094739 (2000-07-01), Miller et al.
patent: 6108811 (2000-08-01), Nakamura et al.
patent: 6134697 (2000-10-01), Jekal
patent: 6141384 (2000-10-01), Wittig et al.
patent: 6445755 (2002-09-01), Chung et al.
patent: 6477680 (2002-11-01), Mujtaba
patent: 6484283 (2002-11-01), Stephen et al.
patent: 6487694 (2002-11-01), Bajwa
patent: 6668026 (2003-12-01), Miyauchi
patent: 6690737 (2004-02-01), Kim
patent: 6697443 (2004-02-01), Kim et al.
patent: 7032163 (2006-04-01), Yano et al.
patent: 7085992 (2006-08-01), Becker et al.
patent: 7120207 (2006-10-01), Nordman
patent: 7222288 (2007-05-01), Varma et al.
patent: 7237180 (2007-06-01), Shao et al.
patent: 7246298 (2007-07-01), Chiueh et al.
patent: 2000341137 (2000-12-01), None
patent: 2002217748 (2002-08-01), None
Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes (1), by Berrou, et al. pp. 1064-1070. 1993 IEEE.
“A Low Complexity Soft-Output Viterbi Decoder Architecture” by Berrou, et al. pp. 737-740. IEEE 1993.
“On the Equivalence Between SOVA and Max-Log-Map Decodings” by Fossorier, et al. pp. 137-139. IEEE 1998.
Saito Toshiyuki
Tamaki Tsuyoshi
Yano Takashi
Brundidge & Stanger, P.C.
Hitachi Communication Technologies Ltd.
Torres Joseph D
LandOfFree
Error correction decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error correction decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4134564