Error correction code decoding device

Details Error correction code decoding device Error correction code decoding device

2007-02-13

2007-02-13

Baker, Stephen M. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

Reexamination Certificate

active

10293308

ABSTRACT:
In an error correction code decoding apparatus, utilized in the decoding of turbo codes, plural number of backward processing modules100, 110and120are provided. In one backward processing module, received data and a priori information are periodically read in the reverse order from memories140and150to calculate backward values. The other backward processing modules are supplied with received data and the a priori information, output from the preset other backward processing module to calculate backward values. The backward processing module reading in from the memories is cyclically changed. A forward processing and soft-output generating module130generates a soft-output by exploiting the backward values calculated by the backward processing module which lies directly ahead of the backward processing module reading in the data from the memories.

REFERENCES:
patent: 6381728 (2002-04-01), Kang
patent: 6434203 (2002-08-01), Halter
patent: 6452979 (2002-09-01), Ariel et al.
patent: 6563877 (2003-05-01), Abbaszadeh
patent: 6754290 (2004-06-01), Halter
patent: 6813743 (2004-11-01), Eidson
patent: 6829313 (2004-12-01), Xu
patent: 2001-267937 (2001-09-01), None
patent: 2002-314437 (2002-10-01), None
patent: WO 00/52833 (2000-09-01), None
C. Berrou et al., “Near Shannon Limit Error—Correcting Coding and Decoding : Turbo-Codes(1)”, Proceedings of IEEE International Conference of Communications, (1993), pp. 1064-1070 with Abstract.
L.R. Bahl et al., “Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate”, IEEE Transactions on Information Theory, (Mar. 1974), pp. 284-287 with Abstract.
P. Robertson et al., “A Comparison of Optimal and Sub-Optimal MAP Decoding Algorithms Operating in the Log Domain”, Proceedings of IEEE International Conference of Communications,(1995), pp. 1009-1013 with Abstract.
S. Benedetto et al., “Soft-Output Decoding Algorithms for Continuous Decoding of Parallel Concatenated Convolutional Codes”, Proceedings of IEEE International Conference on Communications, (1996), pp. 112-117 with Abstract.
A. Viterbi, “An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes”, IEEE Journal on Selected Areas in Communications, vol. 16, No. 2, (Feb. 1998), 260-264 with Abstract.
G. Masera et al., “VLSI Architectures for Turbo Codes”, IEEE Transactions on Very Large Scale Integration Systems, vol. 7, No. 3, (Sep. 1999), pp. 369-379 with Abstract.
D. Divsalar et al., “Turbo Codes for PCS Applications”, Proceedings of the International Conference on Communications, (1995), pp. 54-59 with Abstract.
Veterbi, A. J.: An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes. Selected Areas in Communications, IEEE Journal on, IEEE, 1998, pp. 260-264.

Affiliated with

Also associated with

Rating

Error correction code decoding device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction code decoding device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction code decoding device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3817521