Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
1998-04-20
2001-04-17
Sheikh, Ayaz (Department: 2155)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S785000, C714S784000, C714S758000, C710S020000, C710S244000
Reexamination Certificate
active
06219817
ABSTRACT:
BACKGROUND
Methods for error detection and correction were initially developed for transmitting information reliably over noisy channels. However, error detection and correction has also found applications to computer technology because the transmission of information bits via a bus, or the storage and retrieval of information bits from memory, are formally similar to the communication of information over a noisy channel.
The theory of error correction borrows heavily from algebra, specifically the theory of Galois fields. The search for good codes with efficient decoding techniques has been facilitated by restricting them to being linear, and often involves restricting the codes to those with certain desirable algebraic properties. However, the search for good codes suitable for specific processing requirements dictated by computer hardware can be a difficult task, and is not always necessarily made easier by borrowing from algebraic coding theory or by relying upon the work of previous coding theorists who have directed their research to the communication of information over noisy channels.
Specifically, in retrieving stored information from memory, there may be a fault in a wire making up part of a bus. If data is time-multiplexed, then a single wire fault may result in multiple errors with specific spatial correlation. For example, if a 64 bit word is multiplexed over 4 wires, then a fault in one wire will cause errors separated by multiples of4.
Codes capable of detecting or correcting multiple errors have been previously designed, but they are designed for random errors or burst errors. In the former case, such codes are too costly in terms of circuit area or latency, and in the latter case they are not applicable to the problem of detecting a wire fault on a bus with time-multiplexed data. It is therefore desirable for a method of error detection to detect multiple errors which are due to a single wire fault in a time-multiplexed system, and which consumes relatively little circuit area with relatively small latency in its implementation.
REFERENCES:
patent: 3825893 (1974-07-01), Bossen et al.
patent: 4509172 (1985-04-01), Chen
patent: 4692922 (1987-09-01), Kiriu et al.
patent: 5003539 (1991-03-01), Takemoto et al.
patent: 5040179 (1991-08-01), Chen
patent: 5430739 (1995-07-01), Wei et al.
patent: 5490260 (1996-02-01), Miller et al.
patent: 5511078 (1996-04-01), Barucchi et al.
patent: 5537423 (1996-07-01), Chen
patent: 5856987 (1999-01-01), Holman
Copy of Application Serial No. 08/801,617, filed Feb. 18, 1997, for “A Sec-Ded-S4ed Rotational Error Correction Code For A Computer System”, Thomas J. Holman.
“Error-Control Coding For Computer Systems”, T.R.N. Rao, et al., pp. 221-298, 1989.
Backer Firmin
Intel Corporation
Kalson Seth
Sheikh Ayaz
LandOfFree
Error correction and detection for faults on time... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error correction and detection for faults on time..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction and detection for faults on time... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2465866