Error correcting memory

Details Error correcting memory Error correcting memory

1997-10-21

2000-05-16

Baker, Stephen M.

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

365222, 714773, G11C 11403, G11C 2900

Patent

active

060651466

ABSTRACT:
An error-correcting dynamic memory (100) which performs error correction (110) only during refresh or during the second (or subsequent) read of a burst read or during a writeback. Further, the memory may contain an error-correction-code-obsolete bit in addition to data bits and check bits in order to generate check bits during refresh and not during write. This provides error correction without read access delay or write delay at the cost of slightly more exposure to soft errors.

REFERENCES:
patent: 4369510 (1983-01-01), Johnson et al.
patent: 4380812 (1983-04-01), Ziegler, II et al.
patent: 4506362 (1985-03-01), Morley
patent: 4542454 (1985-09-01), Brcich et al.
patent: 4694454 (1987-09-01), Matsuura
patent: 4748627 (1988-05-01), Ohsawa
patent: 4758992 (1988-07-01), Taguchi
patent: 4766573 (1988-08-01), Takemae
patent: 5012472 (1991-04-01), Arimoto et al.
patent: 5127014 (1992-06-01), Raynham

Affiliated with

Also associated with

Rating

Error correcting memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correcting memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correcting memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-269280