Error concealment method and apparatus

Details Error concealment method and apparatus Error concealment method and apparatus

1997-11-24

1999-08-31

De Cady, Albert

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error/fault detection technique

714747, 714800, 382168, 382170, 382232, 382242, 348616, G06K 900

Patent

active

059448512

ABSTRACT:
Bit streams transmitted from a coding system through a transmission channel are divided on a block-by-block basis based on bit numbers thereof and a parity bit added to each bit stream is checked to decide whether or not each bit stream is error bit stream having one or more error bits therein. Based on the check result, either each bit stream or a proximate bit stream for each bit stream is selected as an optimum bit stream, wherein the proximate bit stream is generated based on degrees of proximity between masked transform coefficients for each candidate bit stream and masked transform coefficients for each of reference bit streams spatially adjacent to each bit stream.

REFERENCES:
patent: 5481627 (1996-01-01), Kim
patent: 5495298 (1996-02-01), Uchida et al.
patent: 5793893 (1998-08-01), Kim

Affiliated with

Also associated with

Rating

Error concealment method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error concealment method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error concealment method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2425470