Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2007-04-24
2007-04-24
Chung, Phung My (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S724000, C714S037000, 26
Reexamination Certificate
active
10230543
ABSTRACT:
A method for evaluating an output of a sequential circuit2by storing a series of output pulses from the sequential circuit2and determining whether the output pulses4toggled as desired. Also a circuit1for evaluating an output4of a sequential circuit2that determines if the output pulses4toggled as desired.
REFERENCES:
patent: 3308286 (1967-03-01), Norman et al.
patent: 3614777 (1971-10-01), Foerster
patent: 3626307 (1971-12-01), Koyama
patent: 3909606 (1975-09-01), Shibata et al.
patent: 4439849 (1984-03-01), Nabeshima
patent: 4744084 (1988-05-01), Beck et al.
patent: 5329532 (1994-07-01), Ikeda et al.
patent: 5535343 (1996-07-01), Verseput
patent: 6266749 (2001-07-01), Hashimoto et al.
patent: 6279090 (2001-08-01), Manning
patent: 6388533 (2002-05-01), Swoboda
patent: 6496424 (2002-12-01), Ma et al.
patent: 6665222 (2003-12-01), Wright et al.
patent: 6857089 (2005-02-01), Schaber et al.
patent: 2002/0154550 (2002-10-01), Ma et al.
Borchers Brian D.
Spriggs Stephen W.
Brady W. James
Chung Phung My
Keagy Rose Alyssa
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Error bit method and circuitry for oscillation-based... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error bit method and circuitry for oscillation-based..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error bit method and circuitry for oscillation-based... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3772222