Erasing non-volatile memory using individual verification...

Static information storage and retrieval – Read/write circuit – Erase

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185170, C365S185220, C365S185290, C365S185180

Reexamination Certificate

active

07606100

ABSTRACT:
A set of non-volatile storage elements is divided into subsets for erasing in order to avoid over-erasing faster erasing storage elements. The entire set of elements is erased until a first subset of the set of elements is verified as erased. The first subset can include the faster erasing cells. Verifying the first subset includes excluding a second subset from verification. After the first subset is verified as erased, they are inhibited from erasing while the second subset is further erased. The set of elements is verified as erased when the second subset is verified as erased. Verifying that the set of elements is erased can include excluding the first subset from verification or verifying both the first and second subsets together. Different step sizes are used, depending on which subset is being erased and verified in order to more efficiently and accurately erase the set of elements.

REFERENCES:
patent: 4489400 (1984-12-01), Southerland, Jr.
patent: 4580247 (1986-04-01), Adam
patent: 5293337 (1994-03-01), Aritome et al.
patent: 5428568 (1995-06-01), Kobayashi et al.
patent: 5491809 (1996-02-01), Coffman et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5576993 (1996-11-01), Hong
patent: 5652719 (1997-07-01), Tanaka et al.
patent: 5768188 (1998-06-01), Park et al.
patent: 5808338 (1998-09-01), Gotou
patent: 5841721 (1998-11-01), Kwon et al.
patent: 5963477 (1999-10-01), Hung
patent: 5978270 (1999-11-01), Tanaka et al.
patent: 5995417 (1999-11-01), Chen et al.
patent: 6041001 (2000-03-01), Estakhri
patent: 6130841 (2000-10-01), Tanaka et al.
patent: 6166962 (2000-12-01), Chen et al.
patent: 6198662 (2001-03-01), Chen et al.
patent: 6222773 (2001-04-01), Tanzawa et al.
patent: 6249459 (2001-06-01), Chen et al.
patent: 6353556 (2002-03-01), Chen et al.
patent: 6381174 (2002-04-01), Roohparvar et al.
patent: 6421276 (2002-07-01), Goltman
patent: 6452840 (2002-09-01), Sunkavalli et al.
patent: 6483751 (2002-11-01), Chen et al.
patent: 6519184 (2003-02-01), Tanaka et al.
patent: 6525964 (2003-02-01), Tanaka et al.
patent: 6529413 (2003-03-01), Lee et al.
patent: 6618288 (2003-09-01), Akaogi et al.
patent: 6620682 (2003-09-01), Lee et al.
patent: 6643183 (2003-11-01), Atsumi et al.
patent: 6643184 (2003-11-01), Pio
patent: 6643188 (2003-11-01), Tanaka et al.
patent: 6646920 (2003-11-01), Takashina et al.
patent: 6661711 (2003-12-01), Pan et al.
patent: 6664587 (2003-12-01), Guterman et al.
patent: 6704222 (2004-03-01), Guterman et al.
patent: 6711066 (2004-03-01), Tanzawa et al.
patent: 6744670 (2004-06-01), Tamada et al.
patent: 6771541 (2004-08-01), Park
patent: 6818491 (2004-11-01), Lee et al.
patent: 6842380 (2005-01-01), Lakhani et al.
patent: 6859397 (2005-02-01), Lutze et al.
patent: 6862223 (2005-03-01), Lee et al.
patent: 6894931 (2005-05-01), Yaegashi et al.
patent: 7009889 (2006-03-01), Tran et al.
patent: 7057936 (2006-06-01), Yaegashi et al.
patent: 7079437 (2006-07-01), Hazama et al.
patent: 7102929 (2006-09-01), Lee et al.
patent: 7352628 (2008-04-01), Kamei
patent: 7397698 (2008-07-01), Fong et al.
patent: 7400537 (2008-07-01), Hemink et al.
patent: 7403424 (2008-07-01), Hemink et al.
patent: 7403428 (2008-07-01), Higashitani
patent: 7430138 (2008-09-01), Higashitani
patent: 7457166 (2008-11-01), Hemink et al.
patent: 2002/0133679 (2002-09-01), Choi
patent: 2003/0123296 (2003-07-01), Hirano
patent: 2003/0147278 (2003-08-01), Tanaka et al.
patent: 2003/0189864 (2003-10-01), Sim
patent: 2004/0141378 (2004-07-01), Tanzawa et al.
patent: 2005/0041515 (2005-02-01), Futatsuyama
patent: 2005/0047216 (2005-03-01), Kojima
patent: 2005/0105373 (2005-05-01), Takase et al.
patent: 2005/0128805 (2005-06-01), Lee et al.
patent: 2006/0140012 (2006-06-01), Wan et al.
patent: 2006/0221660 (2006-10-01), Hemink et al.
patent: 2006/0221661 (2006-10-01), Hemink et al.
patent: 2006/0221703 (2006-10-01), Higashitani
patent: 2006/0221705 (2006-10-01), Hemink et al.
patent: 2006/0221708 (2006-10-01), Higashitani
patent: 2006/0221709 (2006-10-01), Hemink et al.
patent: 2006/0279992 (2006-12-01), Park et al.
patent: 2006/0285387 (2006-12-01), Micheloni et al.
patent: 0024002 (2000-04-01), None
patent: 2004013864 (2004-02-01), None
Tetsuo Endoh, et al., “A Study of High-Performance NAND Structured EEPROMS,” IEICE Transactions on Electronics, Electronics Society, Tokyo, Japan, vol. E75-C, No. 11, Nov. 1, 1992, pp. 1351-1356.
Office Action, European Patent Office, Application No. 06 739 859.4-2210, Jul. 29, 2008.
International Search Report & The Written Opinion of the International Searching Authority, Patent Cooperation Treaty, Application No. PCT/US2006/011340, Jul. 14, 2006.
International Search Report & The Written Opinion of the International Searching Authority, Patent Cooperation Treaty, Application No. PCT/US2006/011354, Jul. 14, 2006
Office Action dated Apr. 2, 2009, Korean Intellectual Property Office, Korean Patent Application No. 7022606/2007 filed Mar. 29, 2006.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Erasing non-volatile memory using individual verification... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Erasing non-volatile memory using individual verification..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Erasing non-volatile memory using individual verification... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4107666

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.