Erase performance improvement via dual floating gate processing

Details Erase performance improvement via dual floating gate processing Erase performance improvement via dual floating gate processing

1992-10-20

1993-07-20

LaRoche, Eugene R.

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257316, 257321, 257315, H01L 1140, H01L 2702

Patent

active

052296318

ABSTRACT:
A process for fabricating floating gates for electrically programmable and electrically erasable memory cells of the flash EPROM or EEPROM type. The floating gates are a three layer structure. The first layer of the floating gate is a thin polysilicon layer of approximately 300-500 .ANG. thickness. The second layer is a silicon dioxide layer of approximately 20-30 .ANG.. The third layer is polysilicon of approximately 1000-1500 .ANG. thickness. The third layer is doped by implantation of phosphorous. This dopant is driven through the oxide layer to dope the first, thin polysilicon layer in a separate diffusion step or in subsequent high temperature processing. The grain size of the first, thin polysilicon layer is small and uniform from gate to gate due to the thinness of this layer and its light doping. This reduces variations in threshold voltage from gate to gate due to variable polysilicon grain size and orientation. This in turn results in improved yield and cycling endurance.

REFERENCES:
patent: 4365405 (1982-12-01), Dickman et al.
patent: 4517732 (1985-05-01), Oshikawa
patent: 4597159 (1986-07-01), Usami et al.
patent: 4701776 (1987-10-01), Perlegos et al.
patent: 4719184 (1988-01-01), Cantarelli et al.
patent: 4742491 (1988-05-01), Liang et al.
patent: 4766473 (1988-08-01), Kuo
patent: 4768080 (1988-08-01), Sato
patent: 4812885 (1989-03-01), Riemenschneider
patent: 4926222 (1990-05-01), Kosa et al.
patent: 4957877 (1990-09-01), Tam et al.
patent: 4966572 (1991-02-01), Tanaka et al.
patent: 4994403 (1991-02-01), Gill
patent: 5008722 (1991-04-01), Esquivel
patent: 5028979 (1991-07-01), Mazzali
patent: 5063423 (1991-11-01), Fujii et al.

Affiliated with

Also associated with

Rating

Erase performance improvement via dual floating gate processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Erase performance improvement via dual floating gate processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Erase performance improvement via dual floating gate processing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1762754