EPROM memory device having a test circuit

Details EPROM memory device having a test circuit EPROM memory device having a test circuit

1983-12-08

1987-03-17

Moffitt, James W.

Static information storage and retrieval

Read/write circuit

Testing

365230, G11C 700

Patent

active

046513043

ABSTRACT:
An EPROM memory device includes a plurality of reprogrammable memory cells arranged in the form of a matrix and a test circuit capable of having two or more memory cells selected for operation at the same time during the test mode, to thereby reduce the required testing time significantly.

REFERENCES:
patent: 4055754 (1977-10-01), Chesley
patent: 4342103 (1982-07-01), Higuchi et al.
patent: 4422161 (1983-12-01), Kressel et al.
patent: 4603405 (1986-07-01), Michael

Affiliated with

Also associated with

Rating

EPROM memory device having a test circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with EPROM memory device having a test circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and EPROM memory device having a test circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1792588