Static information storage and retrieval – Read/write circuit – Serial read/write
Reexamination Certificate
2007-02-15
2009-08-04
Pham, Ly D (Department: 2827)
Static information storage and retrieval
Read/write circuit
Serial read/write
C365S189150, C365S189160, C365S189200, C365S189120, C710S052000, C710S310000
Reexamination Certificate
active
07570534
ABSTRACT:
In one embodiment, an apparatus comprises a queue, write control logic coupled to the queue and operable in a write clock domain, and a first-in, first-out buffer (FIFO) coupled to the write control logic. The queue is configured to store a plurality of data items, wherein each data item has a type which is one of a plurality of types of data items that can be stored in the queue. The write control logic is configured to maintain write pointers that identify entries in the queue for each of the plurality of types. The write control logic is configured to update the write pointer corresponding to an input type for an input data item written to the queue. Additionally, the write control logic is configured to enqueue a write event in the FIFO to transport the enqueue event to a read clock domain different from the write clock domain.
REFERENCES:
patent: 4864496 (1989-09-01), Triolo et al.
patent: 5434996 (1995-07-01), Bell
patent: 5754614 (1998-05-01), Wingen
patent: 5951635 (1999-09-01), Kamgar
patent: 6075833 (2000-06-01), Leshay et al.
patent: 6480942 (2002-11-01), Hirairi
patent: 6680874 (2004-01-01), Harrison
patent: 6724683 (2004-04-01), Liao
patent: 6725388 (2004-04-01), Susnow
patent: 6956776 (2005-10-01), Lowe et al.
patent: 7035983 (2006-04-01), Fensore
patent: 7107393 (2006-09-01), Sabih
patent: 7116601 (2006-10-01), Fung
patent: 2005/0128846 (2005-06-01), Momtaz et al.
patent: 2006/0277329 (2006-12-01), Paulson et al.
patent: 2007/0011368 (2007-01-01), Wang
patent: 2007/0220184 (2007-09-01), Tierno
Cummings, et al., “Simulation and Syntheses Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparisons,” Sunburst Design, Inc., 2002, pp. 1-18.
James B. Keller, “The PWRficient Processor Family,” PA Semi, Oct. 2005, 31 pages.
Chen Zongjian
Wang James
Apple Inc.
Merkel Lawrence J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Pham Ly D
LandOfFree
Enqueue event first-in, first-out buffer (FIFO) does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enqueue event first-in, first-out buffer (FIFO), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enqueue event first-in, first-out buffer (FIFO) will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4120197