Electrical computers and digital data processing systems: input/ – Intrasystem connection – Protocol
Reexamination Certificate
2005-05-31
2005-05-31
Auve, Glenn A. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Protocol
C710S034000, C710S052000, C711S140000, C711S154000
Reexamination Certificate
active
06901467
ABSTRACT:
A method for processing a PCI-X transaction in a bridge is disclosed, wherein data is retrieved from a memory device and is stored in a bridge then delivered to a requesting device. The method may comprise the acts of allocating a buffer in the bridge for the PCI-X transaction, retrieving data from a memory device, wherein the data comprises a plurality of cachelines, storing the plurality of cachelines in the buffer, wherein the plurality of cachelines are tracked and marked for delivery as the plurality of cachelines are received in the buffer, and delivering the plurality of cachelines to the requesting device in address order, the plurality of cachelines transmitted to the requesting device when one of the plurality of cachelines in the buffer aligns to an ending address of an allowable disconnect boundary (ADB) and the remaining cachelines are in address order.
REFERENCES:
patent: 5659713 (1997-08-01), Goodwin et al.
patent: 5802574 (1998-09-01), Atallah et al.
patent: 5835741 (1998-11-01), Elkhoury et al.
patent: 5920732 (1999-07-01), Riddle
patent: 6026451 (2000-02-01), Sreenivas
patent: 6067585 (2000-05-01), Hoang
patent: 6175889 (2001-01-01), Olarig
patent: 6219737 (2001-04-01), Chen et al.
patent: 6425024 (2002-07-01), Kelley et al.
patent: 8425024 (2002-07-01), Kelley et al.
patent: 6449677 (2002-09-01), Olarig et al.
patent: 6557068 (2003-04-01), Riley et al.
patent: 6581141 (2003-06-01), Kelley et al.
patent: 6591332 (2003-07-01), Swanson et al.
patent: 6615295 (2003-09-01), Shah
patent: 6647454 (2003-11-01), Solomon
patent: 2002/0083189 (2002-06-01), Connor
PCI-SIG, “PCI-X Addendum t the PCI Local Bus Specification”, Sep. 1999, PCI-SIG, pp2227, 40-41, 77-78.*
Laverty Nwaekwe and Syeed Chowdhury, “PCI-X boosts bus bandwidth to 1 Gbps”, May 2000, EDN magazine, http://www.ednmag.com.*
Morris Mano, “Computer System Archetecture”, Prentice-Hall, Inc., 2nd Ed., pp497-499.*
Krishnamoorthy Prakash, “An Attempt to Completely Utilize the Bandwidth Capability of PCI-X 133 MHz Devices in a 66 MHz PCI-X Local Bus”, 2000, High Performance Computing in the Asia-Pacific Region, 2000. Proceedings. The 4th International Conference.
Shah Paras A.
Waldrop Timothy K.
Auve Glenn A.
King Justin
LandOfFree
Enhancing a PCI-X split completion transaction by aligning... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enhancing a PCI-X split completion transaction by aligning..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhancing a PCI-X split completion transaction by aligning... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3420085