Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2000-02-18
2003-03-04
Chaudhuri, Olik (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S285000, C438S523000, C257S192000, C257S268000, C257S280000
Reexamination Certificate
active
06528405
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to enhancement mode RF devices and methods for fabrication.
More particularly, the present invention relates to enhancement mode RF devices with controlled channel resistance (ON resistance) and breakdown voltage and methods for fabrication which are compatible with other fabrication processes.
BACKGROUND OF THE INVENTION
One specific type of prior art enhancement mode device is fabricated by providing a wafer with a stack of compound semiconductor layers formed thereon to define a channel. Gate material is deposited on the stack and etched to form a gate overlying the channel. One problem here is that this type of gate formation requires lithographic techniques that seriously limit the size to which a gate can be reduced and, as is known in the art, the size of the gate dictates the operating frequencies. For example, in today's lithography the gate length has a lower limit of approximately 0.65 &mgr;m.
In this prior art fabrication process, the source and drain are next formed by standard implantation techniques (e.g. one or both of the source and drain are formed by a self-aligned process using the gate as a mask) and metal contacts are deposited on the surface of the upper compound semiconductor layer. The implantation in these prior art devices is performed to a depth to form the source and drain in the upper compound semiconductor layers (i.e. the channel layers). Care must be taken to ensure that surface dispersion or improper doping of the area in these layers adjacent to the gate does not occur, especially adjacent the gate on the drain side. This surface dispersion and the position of the source and drain contacts are variables which are difficult to control during fabrication.
Another specific type of prior art enhancement mode device is fabricated by providing a wafer with a stack of compound semiconductor layers, including a cap layer, formed thereon to define a channel. The cap layer is etched to define spaced apart source and drain areas which are implanted to form a source and a drain and the device is covered with a layer of dielectric material. The source and drain implanting is performed using standard photolithography. The dielectric layer is etched to allow deposition of metal in contact with the source and drain and the dielectric and cap layers are etched to define a gate area. Gate metallization is provided in the gate area to form a gate terminal in communication with the channel.
This second type of enhancement mode device has several drawbacks. First, the cap layer is not formed to create a depletion mode behavior in the access (source and drain) regions. Also, the source and drain implants, which are only into contact with the channel, are not deep enough for low access resistance. Further, the channel material, which is simply doped gallium arsenide, is not the best. A layer of aluminum gallium arsenide (AlGaAs) is deposited between the channel layer and the cap layer and the source and drain metal contacts are positioned on the AlGaAs layer, which results in less consistent contacts. Finally, there is less flexibility in the AlGaAs thickness and in the channel doping, which limits the ultimate performance. Thus, because of shallow implants and unoptimized channel material, it is difficult to reduce or minimize the channel resistance.
Accordingly it is highly desirable to provide enhancement mode RF devices which overcome these drawbacks and, in particular to provide enhancement mode RF devices with controlled channel resistance (ON resistance) and breakdown voltage. It is highly desirable to provide an improved method of fabrication which is compatible with other fabrication processes and which can provide mixed-mode integration if desirable.
REFERENCES:
patent: 4662058 (1987-05-01), Cirillo, Jr. et al.
patent: 4729000 (1988-03-01), Abrokwah
patent: 4814851 (1989-03-01), Abrokwah et al.
patent: 4870478 (1989-09-01), Weitzel et al.
patent: 5060031 (1991-10-01), Abrokwah et al.
patent: 5404032 (1995-04-01), Sawada et al.
patent: 5411903 (1995-05-01), Wu et al.
patent: 5429986 (1995-07-01), Okada
patent: 5442227 (1995-08-01), Fukaishi et al.
patent: 5444016 (1995-08-01), Abrokwah et al.
patent: 5480829 (1996-01-01), Abrokwah et al.
patent: 5488237 (1996-01-01), Kuwata
patent: 5504353 (1996-04-01), Kuzuhara
patent: 5512518 (1996-04-01), Cho et al.
patent: 5514891 (1996-05-01), Abrokwah et al.
patent: 5606184 (1997-02-01), Abrokwah et al.
patent: 5614739 (1997-03-01), Abrokwah et al.
patent: 5633183 (1997-05-01), Swirhun
patent: 5693544 (1997-12-01), Abrokwah et al.
patent: 5796131 (1998-08-01), Nakano et al.
patent: 5818078 (1998-10-01), Makiyama et al.
patent: 5869364 (1999-02-01), Nakano et al.
patent: 5949095 (1999-09-01), Nagahara et al.
patent: 5949096 (1999-09-01), Ohukobo et al.
patent: 6033976 (2000-03-01), Murakami et al.
patent: 6103614 (2000-08-01), Ahmari et al.
patent: 6172384 (2001-01-01), Morikawa
Wolf “Silicon Processing for the VLSI Era Volume 2: Process Integration” pp 298-304 and 354-359; Lattice Press; copyright 1990.*
N. Hara et al., Technical Digest (1998) IEEE GaAs IC Symposium, Atlanta, GA, “Current Path Optimized Structure for High Drain Current Density and High Gate-turn-on Voltage Enhancement Mode Heterostructure Field Effect Transistors” Nov. 1-4, 1998, pp. 198-201.
Costa Julio C.
Glass Elizabeth C.
Hartin Olin L.
Martinez Marino J.
Schirmann Ernest
Chaudhuri Olik
Motorola Inc.
Toledo Fernando
LandOfFree
Enhancement mode RF device and fabrication method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enhancement mode RF device and fabrication method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhancement mode RF device and fabrication method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3049829