Enhanced sensing in a hierarchical memory architecture

Details Enhanced sensing in a hierarchical memory architecture Enhanced sensing in a hierarchical memory architecture

2007-08-14

2007-08-14

Le, Vu A. (Department: 2824)

Static information storage and retrieval

Read/write circuit

Flip-flop used for sensing

C365S207000

Reexamination Certificate

active

11330539

ABSTRACT:
A sense amplifier circuit for sensing a logic state of a selected memory cell in a memory circuit includes a precharge circuit and a latch circuit. The precharge circuit is adapted for connection to a pair of complementary bit lines corresponding to the selected memory cell and is operative to selectively drive the pair of complementary bit lines to a first voltage in response to a first control signal. The latch circuit is adapted for connection to the pair of complementary bit lines. The sense amplifier circuit further includes a replication circuit adapted for connection to the pair of complementary bit lines. The replication circuit is operative to selectively transfer a voltage representative of a logic state on a first bit line of the pair of complementary bit lines to a second bit line of the pair of complementary bit lines in response to at least a second control signal.

REFERENCES:
patent: 5274598 (1993-12-01), Fujii et al.
patent: 5610868 (1997-03-01), Inaba et al.
patent: 5808487 (1998-09-01), Roy

Affiliated with

Also associated with

Rating

Enhanced sensing in a hierarchical memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Enhanced sensing in a hierarchical memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced sensing in a hierarchical memory architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3898576