Electrical computers and digital data processing systems: input/ – Input/output data processing
Patent
1997-10-16
2000-07-04
Ralys, Joseph E.
Electrical computers and digital data processing systems: input/
Input/output data processing
345204, H04N 714
Patent
active
060852577
ABSTRACT:
An improved transceiver that is tightly integrated into an enhanced receiving chip for a computer monitor. The transceiver includes a receiver having a first input port for receiving serialized data, a first output port for transmitting deserialized data to the transceiver, and a second input port adapted for receiving feedback data forwarded from a sensor to an audio and video control unit. The serialized data comprises video, audio and control data. The transceiver further comprises a receiver operably coupled between the first input port and the first output port, as well as a timing generator coupled to recover a clock signal from the serialized data and to synchronize the deserialized data from the recovered clock. The transceiver also includes a transmitter with a third input port for receiving parallel data and a second output port for transmitting a serial data stream. The parallel data are received by the third input port concurrently with the serialized data being received by the first input port. A deserializer is coupled to convert the serialized data into the deserialized data. A serializer is coupled to convert the parallel data into the serial data stream. The transceiver is also part of a communications module, adapted for use in a monitor, also including a timing generator for generating a clock for synchronized timing, control registers for storing native format control data, and a sound generator for producing audio signals which correspond to native format audio data sent to the communications module from a base computer.
REFERENCES:
patent: 4949169 (1990-08-01), Lumelsky et al.
patent: 5020135 (1987-03-01), Kasparian et al.
patent: 5079770 (1989-11-01), Scott
patent: 5182642 (1993-01-01), Gersdorff et al.
patent: 5410547 (1995-04-01), Drain
patent: 5557663 (1996-09-01), Huang et al.
patent: 5577208 (1996-11-01), Couturier
patent: 5594660 (1997-01-01), Sung et al.
patent: 5594921 (1997-01-01), Pettus
patent: 5642139 (1997-06-01), Eglit et al.
patent: 5642497 (1997-06-01), Crary et al.
patent: 5664218 (1997-09-01), Kim et al.
patent: 5666491 (1997-09-01), Harris, Jr. et al.
patent: 5751222 (1998-05-01), Trainor et al.
patent: 5796440 (1996-02-01), Rupinski et al.
patent: 5802281 (1998-09-01), Clapp et al.
patent: 5872784 (1995-03-01), Rostoker et al.
patent: 5890061 (1996-02-01), Timmet al.
LSI Logic CoreWare System-on-a-Chip Design Program, LSI Logic Corporation, Jul. 1996, pp. 1-20.
Ducaroir Francois
Jenkins Michael O.
Nakamura Karl S.
Daffer Kevin L.
LSI Logic Corporation
Omar Omar A.
Ralys Joseph E.
LandOfFree
Enhanced receiving chip for a computer monitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enhanced receiving chip for a computer monitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced receiving chip for a computer monitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1495867