Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2011-08-16
2011-08-16
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000, C326S047000
Reexamination Certificate
active
07999570
ABSTRACT:
In one embodiment, an integrated circuit has an L-level permutable switching network (L-PSN) comprising L levels of intermediate conductors and (L+2) levels of conductors for L at least equal to one. An (i−1)-th level of conductors comprising Ii−1number of conductors selectively couple to the i-th level of conductors comprising Iinumber of conductors which comprise of D[i] sets of conductors in the L-PSN, where i is selected from [1:L+1], through ((Ii−1×D[i])+Ii×Q) number of switches where each conductor of the Ii−1number of conductors selectively couples to at least (D[i]+Q) number of conductors of the Iinumber of conductors, at least one conductor from each of the D[i] sets of conductors, for Q at least equal to one and D[i] greater than one. The integrated circuit can be used in various electronic devices.
REFERENCES:
patent: 4020469 (1977-04-01), Manning
patent: 4661901 (1987-04-01), Veneski
patent: 4700187 (1987-10-01), Furtek
patent: 4720780 (1988-01-01), Dolecek
patent: 4736333 (1988-04-01), Mead et al.
patent: 4758745 (1988-07-01), Elgamal
patent: 4815003 (1989-03-01), Putatunda et al.
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4870302 (1989-09-01), Freeman
patent: 4912342 (1990-03-01), Wong et al.
patent: 4918440 (1990-04-01), Furtek
patent: 4935734 (1990-06-01), Austin
patent: 4992680 (1991-02-01), Benedetti et al.
patent: 5122685 (1992-06-01), Chan
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5187393 (1993-02-01), Elgamal et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5221865 (1993-06-01), Phillips et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5243238 (1993-09-01), Kean
patent: 5256918 (1993-10-01), Suzuki
patent: 5260610 (1993-11-01), Pederson et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5296759 (1994-03-01), Sutherland et al.
patent: 5298805 (1994-03-01), Garverick et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5349691 (1994-09-01), Harrison et al.
patent: 5369314 (1994-11-01), Patel et al.
patent: 5376844 (1994-12-01), Pedersen et al.
patent: 5396126 (1995-03-01), Britton et al.
patent: 5406525 (1995-04-01), Nicholes
patent: 5444394 (1995-08-01), Watson et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5469003 (1995-11-01), Kean
patent: 5477067 (1995-12-01), Isomura et al.
patent: 5485103 (1996-01-01), Pedersen et al.
patent: 5519629 (1996-05-01), Snider
patent: 5537057 (1996-07-01), Leong et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5552722 (1996-09-01), Kean
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5581767 (1996-12-01), Katuski et al.
patent: 5598109 (1997-01-01), Leong et al.
patent: 5815004 (1998-09-01), Trimberger et al.
patent: 5818254 (1998-10-01), Agrawal et al.
patent: 5825202 (1998-10-01), Tavana
patent: 5835405 (1998-11-01), Tsui et al.
patent: 5841775 (1998-11-01), Huang
patent: 5850564 (1998-12-01), Ting et al.
patent: 5880597 (1999-03-01), Lee
patent: 5883526 (1999-03-01), Reddy et al.
patent: 5894228 (1999-04-01), Reddy
patent: 5903165 (1999-05-01), Jones et al.
patent: 5914616 (1999-06-01), Young
patent: 6016063 (2000-01-01), Trimberger
patent: 6034547 (2000-03-01), Pani et al.
patent: 6038627 (2000-03-01), Plants
patent: 6051991 (2000-04-01), Ting
patent: 6088526 (2000-07-01), Ting et al.
patent: 6160420 (2000-12-01), Gamal
patent: 6163168 (2000-12-01), Nguyen et al.
patent: 6181162 (2001-01-01), Lytle et al.
patent: 6292022 (2001-09-01), Young
patent: 6417694 (2002-07-01), Reddy et al.
patent: 6433580 (2002-08-01), Ting
patent: 6507217 (2003-01-01), Ting
patent: 6594810 (2003-07-01), Reblewski et al.
patent: 6597196 (2003-07-01), Ting
patent: 6670825 (2003-12-01), Lane et al.
patent: 6686768 (2004-02-01), Comer
patent: 6693456 (2004-02-01), Wong
patent: 6747482 (2004-06-01), Ting
patent: 6940308 (2005-09-01), Wong
patent: 6975139 (2005-12-01), Pani et al.
patent: 7065076 (2006-06-01), Nemazie
patent: 7123612 (2006-10-01), Lu
patent: 7142012 (2006-11-01), Ting
patent: 7256614 (2007-08-01), Pani et al.
patent: 7417457 (2008-08-01), Pani et al.
patent: 7423453 (2008-09-01), Ting
patent: 7557613 (2009-07-01), Pani et al.
patent: 7705629 (2010-04-01), Pani et al.
patent: 7714611 (2010-05-01), Pani et al.
patent: 7768302 (2010-08-01), Pani et al.
patent: 7777519 (2010-08-01), Pani et al.
patent: 2001/0007428 (2001-07-01), Young et al.
patent: 2002/0186044 (2002-12-01), Agrawal et al.
patent: 2007/0285126 (2007-12-01), Kaptanoglu
patent: 2008/0272806 (2008-11-01), Pani et al.
patent: 2009/0273368 (2009-11-01), Pani et al.
patent: 2010/0134143 (2010-06-01), Pani et al.
patent: 2010/0141298 (2010-06-01), Pani et al.
patent: 2010/0156461 (2010-06-01), Pani et al.
patent: 2010/0244895 (2010-09-01), Pani et al.
patent: 0415542 (1991-03-01), None
patent: 0630115 (1994-06-01), None
patent: 2180382 (1987-03-01), None
patent: 2295738 (1996-05-01), None
patent: WO92/08286 (1992-05-01), None
patent: WO94/10754 (1994-05-01), None
patent: WO94/28475 (1994-12-01), None
patent: WO95/04404 (1995-02-01), None
patent: WO95/28769 (1995-10-01), None
patent: WO96/05964 (1996-04-01), None
patent: WO96/35261 (1996-11-01), None
patent: WO03/032492 (2003-04-01), None
U.S. Appl. No. 12/327,702, titled “Permutable Switching Network with Enhanced Interconnectivity for Multicasting Signals”, filed Dec. 3, 2008.
U.S. Appl. No. 12/327,704, titled “Permutable Switching Network with Enhanced Multicasting Signals Routing for Interconnection Fabric”, filed Dec. 3, 2008.
U.S. Appl. No. 12/472,305, titled “Scalable Non-Blocking Switching Network for Programmable Logic”, filed May 26, 2009.
Altera Corporation Data Sheet, Flex EPF81188 12,000 Gate Programmable Logic Device, Sep. 1992, Ver. 1, pp. 1-20.
ATEML Field Programmable Arrays, AT 6000 Series, 1993, pp. 1-16.
Britton et al., “Optimized Reconfigurable Cell Array Architecture for High-Performance Field Programmable Gate Arrays”, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, 1993, pp. 7.2.1-7.2.5.
Bursky, D., “Fine-Grain FPGA Architecture Uses Four Levels of Configuration Hierarchy”, 2328 Electronic Design, 41, No. 20, Cleveland, OH, Oct. 1, 1993, pp. 33-34.
Cliff et al., “A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device”, IEEE '93, pp. 7.3.1-7.3.5.
Devades, S., et al., “Boolean Decomposition of Programmable Logic Arrays”, IEEE 1988, pp. 2.5.1-2.5.5.
Zlotnick, F., et al., “A High Performance Fine-Grained Approach to SRAM Based FPGAs”, Wescon, Sep. 28-30, 1993, pp. 321-326.
Liu, D.L. et al., “Design of Large Embedded CMOS PLAs for Built-In Self-test”, IEEE Transactions on Computed-Aided Design, vol. 7, No. 1, Jan. 1988, pp. 50-53.
Minnick, R.C., “A Survey of Microcellular Research”, vol. 14, No. 2, Apr. 1967, pp. 203-241.
Motorola Project Brief, “MPA10xx Field Programmable Gate Arrays”, Sep. 27, 1993, 2 pages.
Krambeck, Robert H., “ORCA: A High Performance, Easy to Use SRAM Based Architecture”, Wescon, Sep. 28-30, 1993, pp. 310-320.
Kaptanoglu, Sinan, et al., “A New High Density and Very Low Cost Reprogrammable FPGA Architecture”, Actel Corporation, 10 pages.
Spandorfer, L.M., “Synthesis of Logic Functions on an Array of Integrated Circuits”, Contract No. AF 19(628)2907, Project No. 4645, Task No. 464504, Final Report, Nov. 30, 1965.
Sun, Y., et al., “An Area Minimizer for Floorplanes with L-Shaped Regions”, 1992 International Conference on Computer Design, 1992 IEEE, pp. 383-386.
Vidal, J.J., “Implementing Neural Nets with Programmable Logic”, IEEE Transactions on Acoustic, Speech, and Signal Processing, vol. 36, No. 7, Jul. 1988, pp. 1180-1190.
Wang, P., “A High Performance FPGA with Hierarchical Interconnection Structure”, IEEE, May 30, 1994, pp. 239-242.
Buffoli, E., et al., “Dynamically Rec
Pani Peter M.
Ting Benjamin S.
Advantage Logic, Inc.
Cho James H.
Lowenstein & Sandler PC
Tabler Matthew C
LandOfFree
Enhanced permutable switching network with multicasting... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enhanced permutable switching network with multicasting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced permutable switching network with multicasting... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2723197