Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2001-09-30
2004-02-10
Ray, Gopal C. (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C709S229000, C370S468000
Reexamination Certificate
active
06691192
ABSTRACT:
TECHNICAL FIELD
This invention generally relates to general input/output bus architectures and, more particularly, to a high-speed, point-to-point interconnection and communication architecture, protocol and related methods.
BACKGROUND
Computing appliances, e.g., computer systems, servers, networking switches and routers, wireless communication devices, and the like are typically comprised of a number of disparate elements. Such elements often include a processor, microcontroller or other control logic, a memory system, input and output interface(s), and the like. To facilitate communication between such elements, computing appliances have long relied on a general purpose input/output (GIO) bus to enable these disparate elements of the computing system to communicate with one another in support of the myriad of applications offered by such appliances.
Perhaps one of the most pervasive of such conventional GIO bus architectures is the peripheral component interconnect, or PCI, bus architecture. The PCI bus standard (Peripheral Component Interconnect (PCI) Local Bus Specification, Rev. 2.2, released Dec. 18, 1998) defines a multi-drop, parallel bus architecture for interconnecting chips, expansion boards, and processor/memory subsystems in an arbitrated fashion within a computing appliance. The content of the PCI local bus standard is expressly incorporated herein by reference, for all purposes. While conventional PCI bus implementations have a 133 Mbps throughput (i.e., 32 bits at 33 MHz), the PCI 2.2 standard allows for 64 bits per pin of the parallel connection clocked at up to 133 MHz resulting in a theoretical throughput of just over 1 Gbps.
In this regard, the throughput provided by such conventional multi-drop PCI bus architectures has, until recently, provided adequate bandwidth to accommodate the internal communication needs of even the most advanced of computing appliances (e.g., multiprocessor server applications, network appliances, etc.). However, with recent advances in processing power taking processing speeds above the 1 Ghz threshold, coupled with the widespread deployment of broadband Internet access, conventional GIO architectures such as the PCI bus architecture have become a bottleneck within such computing appliances.
Another limitation associated with conventional GIO architectures is that they are typically not well-suited to handle/process isochronous (or, time dependent) data streams. An example of just such an isochronous data stream is multimedia data streams, which require an isochronous transport mechanism to ensure that the data is consumed as fast as it is received, and that the audio portion is synchronized with the video portion. Conventional GIO architectures process data asynchronously, or in random intervals as bandwidth permits. Such asynchronous processing of isochronous data can result in misaligned audio and video and, as a result, certain providers of isochronous multimedia have rules that prioritize certain data over other, e.g., prioritizing audio data over video data so that at least the end-user receives a relatively steady stream of audio (i.e., not broken-up) so that they may enjoy the song, understand the story, etc. that is being streamed.
REFERENCES:
patent: 5353282 (1994-10-01), Dormer et al.
patent: 5745837 (1998-04-01), Fuhrmann
patent: 5953338 (1999-09-01), Ma et al.
patent: 6266345 (2001-07-01), Huang
patent: 6393506 (2002-05-01), Kenny
patent: 6512767 (2003-01-01), Takeda et al.
“InfiniBand Architecture Release 1.0, vol. 1, General Specifications,” Infinibandtm Architecture Specification, Oct. 24, 2000, pp. 1-880, XP-002214159.
International Search Report.
Ajanovic Jasmin
Harriman David
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Ray Gopal C.
LandOfFree
Enhanced general input/output architecture and related... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enhanced general input/output architecture and related..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced general input/output architecture and related... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3285834