Enhanced die-up ball grid array package with two substrates

Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C361S764000

Reexamination Certificate

active

06876553

ABSTRACT:
An electrically and thermally enhanced die-up ball grid array (BGA) package is described. An integrated circuit (IC) package includes a first substrate, a second substrate, and a stiffener. A surface of the first substrate is attached to a first surface of the stiffener. A surface of the second substrate is attached to a second surface of the stiffener. An IC die may be attached to a second surface of the second substrate or to the second surface of the stiffener. Additional electronic devices may be attached to the second surface of the second substrate.

REFERENCES:
patent: 3790866 (1974-02-01), Meyer et al.
patent: 4611238 (1986-09-01), Lewis et al.
patent: 5045921 (1991-09-01), Lin et al.
patent: 5208504 (1993-05-01), Parker et al.
patent: 5291062 (1994-03-01), Higgins, III
patent: 5366589 (1994-11-01), Chang
patent: 5394009 (1995-02-01), Loo
patent: 5397917 (1995-03-01), Ommen et al.
patent: 5397921 (1995-03-01), Karnezos
patent: 5433631 (1995-07-01), Beaman et al.
patent: 5438216 (1995-08-01), Juskey et al.
patent: 5474957 (1995-12-01), Urushima
patent: 5490324 (1996-02-01), Newman
patent: 5534467 (1996-07-01), Rostoker
patent: 5572405 (1996-11-01), Wilson et al.
patent: 5578869 (1996-11-01), Hoffman et al.
patent: 5583377 (1996-12-01), Higgins et al.
patent: 5583378 (1996-12-01), Marrs et al.
patent: 5642261 (1997-06-01), Bond et al.
patent: 5648679 (1997-07-01), Chillara et al.
patent: 5691567 (1997-11-01), Lo et al.
patent: 5736785 (1998-04-01), Chiang et al.
patent: 5796170 (1998-08-01), Marcantonio
patent: 5798909 (1998-08-01), Bhatt et al.
patent: 5801432 (1998-09-01), Rostoker et al.
patent: 5835355 (1998-11-01), Dordi
patent: 5843808 (1998-12-01), Karnezos
patent: 5844168 (1998-12-01), Schueller et al.
patent: 5883430 (1999-03-01), Johnson
patent: 5889324 (1999-03-01), Suzuki
patent: 5894410 (1999-04-01), Barrow
patent: 5901041 (1999-05-01), Davies et al.
patent: 5903052 (1999-05-01), Chen et al.
patent: 5905633 (1999-05-01), Shim et al.
patent: 5907903 (1999-06-01), Ameen et al.
patent: 5953589 (1999-09-01), Shim et al.
patent: 5972734 (1999-10-01), Carichner et al.
patent: 5977626 (1999-11-01), Wang et al.
patent: 5986885 (1999-11-01), Wyland
patent: 5998241 (1999-12-01), Niwa
patent: 5999415 (1999-12-01), Hamzehdoost
patent: 6002169 (1999-12-01), Chia et al.
patent: 6011304 (2000-01-01), Mertol
patent: 6020637 (2000-02-01), Karnezos
patent: 6028358 (2000-02-01), Suzuki
patent: 6057601 (2000-05-01), Lau et al.
patent: 6069407 (2000-05-01), Hamzehdoost
patent: 6077724 (2000-06-01), Chen
patent: 6084777 (2000-07-01), Kalidas et al.
patent: 6114761 (2000-09-01), Mertol et al.
patent: 6117797 (2000-09-01), Hembree
patent: 6122171 (2000-09-01), Akram et al.
patent: 6133064 (2000-10-01), Nagarajan et al.
patent: 6140707 (2000-10-01), Plepys et al.
patent: 6160705 (2000-12-01), Stearns et al.
patent: 6162659 (2000-12-01), Wu
patent: 6163458 (2000-12-01), Li
patent: 6166434 (2000-12-01), Desai et al.
patent: 6184580 (2001-02-01), Lin
patent: 6212070 (2001-04-01), Atwood et al.
patent: 6242279 (2001-06-01), Ho et al.
patent: 6347037 (2002-02-01), Iijima et al.
patent: 6362525 (2002-03-01), Rahim
patent: 6380623 (2002-04-01), Demore
patent: 20010045644 (2001-11-01), Huang
patent: 20020053731 (2002-05-01), Chao et al.
patent: 20020072214 (2002-06-01), Yuzawa et al.
patent: 20020096767 (2002-07-01), Cote et al.
patent: 20020098617 (2002-07-01), Lee et al.
patent: 20020109226 (2002-08-01), Khan et al.
patent: 20020180040 (2002-12-01), Camenforte et al.
patent: 0 504 411 (1998-06-01), None
patent: 61-49446 (1986-03-01), None
patent: 7-283336 (1995-10-01), None
patent: 10-50877 (1998-02-01), None
patent: 10-189835 (1998-07-01), None
patent: 10-247702 (1998-09-01), None
patent: 10-247703 (1998-09-01), None
patent: 11-17064 (1999-01-01), None
patent: 11-102989 (1999-04-01), None
patent: 2000-286294 (2000-10-01), None
patent: 2001-68512 (2001-03-01), None
U.S. patent application Ser. No. 09/984,259, Zhao et al., filed Oct. 29, 2001.
U.S. patent application Ser. No. 09/997,272, Zhao et al., filed Nov. 30, 2001.
U.S. patent application Ser. No. 09/742,366, Khan et al., filed Dec. 22, 2000.
U.S. patent application Ser. No. 10/020,207, Khan et al., filed Dec. 18, 2001.
U.S. patent application Ser. No. 09/849,537, Khan et al., filed May 7, 2001.
U.S. patent application Ser. No. 09/783,034, Khan et al., filed Feb. 15, 2001.
Ahn, S.H. and Kwon, Y.S., “Popcorn Phenomena in a Ball Grid Array Package”, IEEE Transactions on Components, Packaging, and Manufacturing Technology Part B: Advanced Packaging, IEEE, Aug. 1995, vol. 18, No. 3, pp. 491-496.
Amkor Electronics, “Amkor BGA Packaging: Taking The World By Storm”, Electronic Packaging & Production, Cahners Publishing Company, May 1994, page unknown.
Anderson, L. and Trabucco, B., “Solder Attachment Analysis of Plastic BGA Modules”, Surface Mount International Conference, Surface Mount International, Aug. 28-Sep. 1, 1994, San Jose, California, pp. 189-194.
Andrews, M., “Trends in Ball Grid Array Technology,” Ball Grid Array National Symposium, Mar. 29-30, 1995, Dallas, Texas, 10 pages.
Attarwala, A.I. Dr. and Stierman, R., “Failure Mode Analysis of a 540 Pin Plastic Ball Grid Array”, Surface Mount International Conference, Surface Mount International, Aug. 28-Sep. 1, 1994, San Jose, California, pp. 252-257.
Banerji, K., Development of the Slightly Larger Than IC Carrier (SLICC), Journal of Surface Mount Technology, Jul. 1994, pp. 21-26.
Bauer, C., Ph.D., “Partitioning and Die Selection Strategies for Cost Effective MCM Designs”, Journal of Surface Mount Technology, Oct. 1994, pp. 4-9.
Bernier, W.E. et al., “BGA vs. QFP: A Summary of Tradeoffs for Selection of High I/O Components”, Surface Mount International Conference Proceedings, Surface Mount International, Aug. 28-Sep. 1, 1994, San Jose, California, pp. 181-185.
Burgos, J. et al., “Achieving Accurate Thermal Characterization Using a CFD Code—A Case Study of Plastic Packages”, IEEE Transactions on Components, Packaging, and Manufacturing Technology Part A, IEEE, Dec. 1995, vol. 18, No. 4, pp. 732-738.
Chadima, M., “Interconnecting Structure Manufacturing Technology,” Ball Grid Array National Symposium, Dallas, Texas, Mar. 29-30, 1995.
Chanchani, R. et al., “Mini BGA: Pad and Pitch Ease Die Test and Handling”, Advanced Packaging, IHS Publishing Group, May/Jun. 1995, pp. 34, 36-37.
Chung, T.C. et al., “Rework of Plastic, Ceramic, and Tape Ball Grid Array Assemblies”, Ball Grid Array National Symposium Proceedings, Dallas, Texas, Mar. 29-30, 1995, pp. 1-15.
Cole, M.S. and Caulfield, T. “A Review of Available Ball Grid Array (BGA) Packages”, Journal of Surface Mount Technology, Surface Mount Technology Association, Jan. 1996, vol. 9, pp. 4-11.
Cole, M.S. and Caulfield, T., “Ball Grid Array Packaging”, Surface Mount International Conference Proceedings, Surface Mount International, Aug. 28-Sep. 1, 1994, San Jose, California, pp. 147-153.
Dobers, M. and Seyffert, M., “Low Cost MCMs: BGAs Provide a Fine-Pitch Alternative”, Advanced Packaging, IHS Publishing Group, Sep./Oct. 1994, vol. 3, No. 5, pp. 28, 30 and 32.
Dody, G. and Burnette, T., “BGA Assembly Process and Rework”, Journal of Surface Mount Technology, Surface Mount Technology Association, Jan. 1996, vol. 9, pp. 39-45.
Edwards, D. et al., “The Effect of Internal Package Delaminations on the Thermal Performance of PQFP, Thermally Enhanced PQFP, LOC and BGA Packages”, 45th Electronic Components & Technology Conference, IEEE, May 21-24, 1995, Las Vegas, NV, pp. 285-292.
Ejim, T.L. et al., “Designed Experiment to Determine Attachment Reliability Drivers for PBGA Packages”, Journal of Surface Mount Technology, Surface Mount Technology Association, Jan. 1996, vol. 9, pp. 30-38.
Ewanich, J. et al., “Development of a Tab (TCP) Ball Grid Array Package”, Proceedings of the 1995 Int

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Enhanced die-up ball grid array package with two substrates does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Enhanced die-up ball grid array package with two substrates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced die-up ball grid array package with two substrates will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3372092

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.