Enhanced copper posts for wafer level chip scale packaging

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S613000

Reexamination Certificate

active

07932601

ABSTRACT:
An enhanced wafer level chip scale packaging (WLCSP) copper electrode post is described having one or more pins that protrude from the top of the electrode post. When the solder ball is soldered onto the post, the pins are encapsulated within the solder material. The pins not only add shear strength to the soldered joint between the solder ball and the electrode post but also create a more reliable electrical connection due to the increased surface area between the electrode post/pin combination and the solder ball. Moreover, creating an irregularly shaped solder joint retards the propagation of cracks that may form in the intermetal compounds (IMC) layer formed at the solder joint.

REFERENCES:
patent: 5466635 (1995-11-01), Lynch et al.
patent: 5736456 (1998-04-01), Akram
patent: 5759910 (1998-06-01), Mangold et al.
patent: 6107164 (2000-08-01), Ohuchi
patent: 6107180 (2000-08-01), Munroe et al.
patent: 6229220 (2001-05-01), Saitoh et al.
patent: 6232243 (2001-05-01), Farnworth et al.
patent: 6323546 (2001-11-01), Hsuan et al.
patent: 6454159 (2002-09-01), Takushima
patent: 6600234 (2003-07-01), Kuwabara et al.
patent: 6717245 (2004-04-01), Kinsman et al.
patent: 6906418 (2005-06-01), Hiatt et al.
patent: 7129575 (2006-10-01), Lin et al.
patent: 7271084 (2007-09-01), Jeong et al.
patent: 7285867 (2007-10-01), Matsuzaki et al.
patent: 7382049 (2008-06-01), Ho et al.
patent: 7820543 (2010-10-01), Chang et al.
patent: 2002/0132461 (2002-09-01), Kizaki
patent: 2003/0107137 (2003-06-01), Stierman et al.
patent: 2005/0026416 (2005-02-01), Cheng et al.
patent: 2005/0084989 (2005-04-01), Wakabayashi et al.
patent: 2006/0055032 (2006-03-01), Chang et al.
patent: 2006/0180887 (2006-08-01), Ono
patent: 2006/0211233 (2006-09-01), Gan et al.
patent: 2007/0029654 (2007-02-01), Sunohara et al.
patent: 2008/0296764 (2008-12-01), Chang et al.
patent: 2009/0096092 (2009-04-01), Patel
patent: 2009/0130840 (2009-05-01), Wang et al.
patent: 1375869 (2002-10-01), None
patent: 1499595 (2004-05-01), None
patent: 1750257 (2006-03-01), None
patent: 2006-287048 (2006-10-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Enhanced copper posts for wafer level chip scale packaging does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Enhanced copper posts for wafer level chip scale packaging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced copper posts for wafer level chip scale packaging will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2690500

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.