Encoded mechanism for source synchronous strobe lockout

Details Encoded mechanism for source synchronous strobe lockout Encoded mechanism for source synchronous strobe lockout

2011-03-01

2011-03-01

Lamarre, Guy J (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error/fault detection technique

C327S152000, C327S158000, C713S401000, C710S061000

Reexamination Certificate

active

07900129

ABSTRACT:
An apparatus for locking out a source synchronous strobe receiver, including a delay-locked loop (DLL) and receivers. The DLL receives a reference clock, and generates a select vector and an encoded select vector. The select vector is employed to select a delayed version of the reference clock that lags the reference clock by a prescribed number of cycles. The select vector is reduced by an amount and is gray encoded to indicate the lockout time. The receivers are each coupled to the delay-locked loop. Each of the receivers receives the encoded select vector and a corresponding strobe, and locks out reception of the corresponding strobe for the lockout time following transition of the corresponding strobe. The encoded select vector is employed by a gray code mux therein to determine the lockout time by selecting a delayed version of the corresponding strobe.

REFERENCES:
patent: 6025744 (2000-02-01), Bertolet et al.
patent: 6307877 (2001-10-01), Philips et al.
patent: 6377097 (2002-04-01), Shuler, Jr.
patent: 6433600 (2002-08-01), Ilkbahar
patent: 6505262 (2003-01-01), Kurd et al.
patent: 6697420 (2004-02-01), Simon et al.
patent: 6804800 (2004-10-01), Rodriguez
patent: 6832325 (2004-12-01), Liu
patent: 7003686 (2006-02-01), Chua-Eoan et al.
patent: 7271634 (2007-09-01), Daga et al.
patent: 7280417 (2007-10-01), Choi et al.
patent: 7283380 (2007-10-01), Srinivasan et al.
patent: 7453297 (2008-11-01), Kaviani
patent: 7543090 (2009-06-01), Lundberg
patent: 2002/0087911 (2002-07-01), Liu
patent: 2004/0113654 (2004-06-01), Lundberg
patent: 2007/0001724 (2007-01-01), Na
patent: 2007/0136619 (2007-06-01), Chen et al.
patent: 2007/0217559 (2007-09-01), Stott et al.
patent: 2008/0013663 (2008-01-01), Cornelius et al.
Park, Joonbae et al. “A Semi-digital Delay Locked Loop for Clock Skew Minimization.” Proceedings Twelfth International Conference on VLSI Design. 1999. Publicaiton Date: Jan. 7-10, 1999. On pp. 584-588. Meeting Date Jan. 7, 1999-Jan. 10, 1999 Location: Goa, India.
Yamaoto, Kazuhiro et al. “Multi Strobe Circuit for 2.133 GHz Memory Test System.” Test Conference, 2006. ITC '06. IEEE International Oct. 2006, pp. 1-9.
Wang et al. “All-Digital Delay-Locked Loop/Pulsewidth-Control Loop with Adjustable Duty Cycles.” IEEE Journal of Solid-State Circuits. V. 41, No. 6. Jun. 2006.
“A Semi-Digital Delay Locked Loop for Clock Skew Minimization.” (undated), downloaded from IEEE Xplore on Nov. 19, 2008.

Affiliated with

Also associated with

Rating

Encoded mechanism for source synchronous strobe lockout does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Encoded mechanism for source synchronous strobe lockout, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Encoded mechanism for source synchronous strobe lockout will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2649519